1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
|
# frv testcase for fblelr $FCCi,$hint
# mach: all
.include "testutils.inc"
start
.global fblelr
fblelr:
set_spr_addr bad,lr
set_fcc 0x0 0
fblelr fcc0,0
set_spr_addr bad,lr
set_fcc 0x1 1
fblelr fcc1,1
set_spr_addr bad,lr
set_fcc 0x2 2
fblelr fcc2,2
set_spr_addr bad,lr
set_fcc 0x3 3
fblelr fcc3,3
set_spr_addr ok5,lr
set_fcc 0x4 0
fblelr fcc0,0
fail
ok5:
set_spr_addr ok6,lr
set_fcc 0x5 1
fblelr fcc1,1
fail
ok6:
set_spr_addr ok7,lr
set_fcc 0x6 2
fblelr fcc2,2
fail
ok7:
set_spr_addr ok8,lr
set_fcc 0x7 3
fblelr fcc3,3
fail
ok8:
set_spr_addr ok9,lr
set_fcc 0x8 0
fblelr fcc0,0
fail
ok9:
set_spr_addr oka,lr
set_fcc 0x9 1
fblelr fcc1,1
fail
oka:
set_spr_addr okb,lr
set_fcc 0xa 2
fblelr fcc2,2
fail
okb:
set_spr_addr okc,lr
set_fcc 0xb 3
fblelr fcc3,3
fail
okc:
set_spr_addr okd,lr
set_fcc 0xc 0
fblelr fcc0,0
fail
okd:
set_spr_addr oke,lr
set_fcc 0xd 1
fblelr fcc1,1
fail
oke:
set_spr_addr okf,lr
set_fcc 0xe 2
fblelr fcc2,2
fail
okf:
set_spr_addr okg,lr
set_fcc 0xf 3
fblelr fcc3,3
fail
okg:
pass
bad:
fail
|
