1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
|
/* ISA definitions header for ebpfle.
THIS FILE IS MACHINE GENERATED WITH CGEN.
Copyright (C) 1996-2021 Free Software Foundation, Inc.
This file is part of the GNU simulators.
This file is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3, or (at your option)
any later version.
It is distributed in the hope that it will be useful, but WITHOUT
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
License for more details.
You should have received a copy of the GNU General Public License along
with this program; if not, write to the Free Software Foundation, Inc.,
51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.
*/
#ifndef DEFS_BPFBF_EBPFLE_H
#define DEFS_BPFBF_EBPFLE_H
/* Instruction argument buffer. */
union sem_fields {
struct { /* no operands */
int empty;
} sfmt_empty;
struct { /* */
INT f_imm32;
UINT f_srcle;
} sfmt_ldindwle;
struct { /* */
DI f_imm64;
UINT f_dstle;
} sfmt_lddwle;
struct { /* */
INT f_imm32;
UINT f_dstle;
HI f_offset16;
} sfmt_stble;
struct { /* */
UINT f_dstle;
UINT f_srcle;
HI f_offset16;
} sfmt_ldxwle;
#if WITH_SCACHE_PBB
/* Writeback handler. */
struct {
/* Pointer to argbuf entry for insn whose results need writing back. */
const struct argbuf *abuf;
} write;
/* x-before handler */
struct {
/*const SCACHE *insns[MAX_PARALLEL_INSNS];*/
int first_p;
} before;
/* x-after handler */
struct {
int empty;
} after;
/* This entry is used to terminate each pbb. */
struct {
/* Number of insns in pbb. */
int insn_count;
/* Next pbb to execute. */
SCACHE *next;
SCACHE *branch_target;
} chain;
#endif
};
/* The ARGBUF struct. */
struct argbuf {
/* These are the baseclass definitions. */
IADDR addr;
const IDESC *idesc;
char trace_p;
char profile_p;
/* ??? Temporary hack for skip insns. */
char skip_count;
char unused;
/* cpu specific data follows */
union sem semantic;
int written;
union sem_fields fields;
};
/* A cached insn.
??? SCACHE used to contain more than just argbuf. We could delete the
type entirely and always just use ARGBUF, but for future concerns and as
a level of abstraction it is left in. */
struct scache {
struct argbuf argbuf;
};
/* Macros to simplify extraction, reading and semantic code.
These define and assign the local vars that contain the insn's fields. */
#define EXTRACT_IFMT_EMPTY_VARS \
unsigned int length;
#define EXTRACT_IFMT_EMPTY_CODE \
length = 0; \
#define EXTRACT_IFMT_ADDILE_VARS \
INT f_imm32; \
HI f_offset16; \
UINT f_srcle; \
UINT f_op_code; \
UINT f_dstle; \
UINT f_op_src; \
UINT f_op_class; \
unsigned int length;
#define EXTRACT_IFMT_ADDILE_CODE \
length = 8; \
f_imm32 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 63, 32) << 0)); \
f_offset16 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 31, 16) << 0)); \
f_srcle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 15, 4) << 0)); \
f_op_code = EXTRACT_LSB0_LGUINT (insn, 64, 7, 4); \
f_dstle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 11, 4) << 0)); \
f_op_src = EXTRACT_LSB0_LGUINT (insn, 64, 3, 1); \
f_op_class = EXTRACT_LSB0_LGUINT (insn, 64, 2, 3); \
#define EXTRACT_IFMT_ADDRLE_VARS \
INT f_imm32; \
HI f_offset16; \
UINT f_srcle; \
UINT f_op_code; \
UINT f_dstle; \
UINT f_op_src; \
UINT f_op_class; \
unsigned int length;
#define EXTRACT_IFMT_ADDRLE_CODE \
length = 8; \
f_imm32 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 63, 32) << 0)); \
f_offset16 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 31, 16) << 0)); \
f_srcle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 15, 4) << 0)); \
f_op_code = EXTRACT_LSB0_LGUINT (insn, 64, 7, 4); \
f_dstle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 11, 4) << 0)); \
f_op_src = EXTRACT_LSB0_LGUINT (insn, 64, 3, 1); \
f_op_class = EXTRACT_LSB0_LGUINT (insn, 64, 2, 3); \
#define EXTRACT_IFMT_NEGLE_VARS \
INT f_imm32; \
HI f_offset16; \
UINT f_srcle; \
UINT f_op_code; \
UINT f_dstle; \
UINT f_op_src; \
UINT f_op_class; \
unsigned int length;
#define EXTRACT_IFMT_NEGLE_CODE \
length = 8; \
f_imm32 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 63, 32) << 0)); \
f_offset16 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 31, 16) << 0)); \
f_srcle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 15, 4) << 0)); \
f_op_code = EXTRACT_LSB0_LGUINT (insn, 64, 7, 4); \
f_dstle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 11, 4) << 0)); \
f_op_src = EXTRACT_LSB0_LGUINT (insn, 64, 3, 1); \
f_op_class = EXTRACT_LSB0_LGUINT (insn, 64, 2, 3); \
#define EXTRACT_IFMT_ENDLELE_VARS \
INT f_imm32; \
HI f_offset16; \
UINT f_srcle; \
UINT f_op_code; \
UINT f_dstle; \
UINT f_op_src; \
UINT f_op_class; \
unsigned int length;
#define EXTRACT_IFMT_ENDLELE_CODE \
length = 8; \
f_imm32 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 63, 32) << 0)); \
f_offset16 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 31, 16) << 0)); \
f_srcle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 15, 4) << 0)); \
f_op_code = EXTRACT_LSB0_LGUINT (insn, 64, 7, 4); \
f_dstle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 11, 4) << 0)); \
f_op_src = EXTRACT_LSB0_LGUINT (insn, 64, 3, 1); \
f_op_class = EXTRACT_LSB0_LGUINT (insn, 64, 2, 3); \
#define EXTRACT_IFMT_LDDWLE_VARS \
UINT f_imm64_a; \
UINT f_imm64_b; \
UINT f_imm64_c; \
DI f_imm64; \
HI f_offset16; \
UINT f_srcle; \
UINT f_op_mode; \
UINT f_op_size; \
UINT f_dstle; \
UINT f_op_class; \
/* Contents of trailing part of insn. */ \
UINT word_1; \
UINT word_2; \
unsigned int length;
#define EXTRACT_IFMT_LDDWLE_CODE \
length = 16; \
word_1 = GETIMEMUSI (current_cpu, pc + 8); \
word_2 = GETIMEMUSI (current_cpu, pc + 12); \
f_imm64_a = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 63, 32) << 0)); \
f_imm64_b = (0|(EXTRACT_LSB0_UINT (word_1, 32, 31, 32) << 0)); \
f_imm64_c = (0|(EXTRACT_LSB0_UINT (word_2, 32, 31, 32) << 0)); \
{\
f_imm64 = ((((((UDI) (UINT) (f_imm64_c))) << (32))) | (((UDI) (UINT) (f_imm64_a))));\
}\
f_offset16 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 31, 16) << 0)); \
f_srcle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 15, 4) << 0)); \
f_op_mode = EXTRACT_LSB0_LGUINT (insn, 64, 7, 3); \
f_op_size = EXTRACT_LSB0_LGUINT (insn, 64, 4, 2); \
f_dstle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 11, 4) << 0)); \
f_op_class = EXTRACT_LSB0_LGUINT (insn, 64, 2, 3); \
#define EXTRACT_IFMT_LDABSW_VARS \
INT f_imm32; \
HI f_offset16; \
UINT f_regs; \
UINT f_op_mode; \
UINT f_op_size; \
UINT f_op_class; \
unsigned int length;
#define EXTRACT_IFMT_LDABSW_CODE \
length = 8; \
f_imm32 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 63, 32) << 0)); \
f_offset16 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 31, 16) << 0)); \
f_regs = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 15, 8) << 0)); \
f_op_mode = EXTRACT_LSB0_LGUINT (insn, 64, 7, 3); \
f_op_size = EXTRACT_LSB0_LGUINT (insn, 64, 4, 2); \
f_op_class = EXTRACT_LSB0_LGUINT (insn, 64, 2, 3); \
#define EXTRACT_IFMT_LDINDWLE_VARS \
INT f_imm32; \
HI f_offset16; \
UINT f_srcle; \
UINT f_op_mode; \
UINT f_op_size; \
UINT f_dstle; \
UINT f_op_class; \
unsigned int length;
#define EXTRACT_IFMT_LDINDWLE_CODE \
length = 8; \
f_imm32 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 63, 32) << 0)); \
f_offset16 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 31, 16) << 0)); \
f_srcle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 15, 4) << 0)); \
f_op_mode = EXTRACT_LSB0_LGUINT (insn, 64, 7, 3); \
f_op_size = EXTRACT_LSB0_LGUINT (insn, 64, 4, 2); \
f_dstle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 11, 4) << 0)); \
f_op_class = EXTRACT_LSB0_LGUINT (insn, 64, 2, 3); \
#define EXTRACT_IFMT_LDXWLE_VARS \
INT f_imm32; \
HI f_offset16; \
UINT f_srcle; \
UINT f_op_mode; \
UINT f_op_size; \
UINT f_dstle; \
UINT f_op_class; \
unsigned int length;
#define EXTRACT_IFMT_LDXWLE_CODE \
length = 8; \
f_imm32 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 63, 32) << 0)); \
f_offset16 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 31, 16) << 0)); \
f_srcle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 15, 4) << 0)); \
f_op_mode = EXTRACT_LSB0_LGUINT (insn, 64, 7, 3); \
f_op_size = EXTRACT_LSB0_LGUINT (insn, 64, 4, 2); \
f_dstle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 11, 4) << 0)); \
f_op_class = EXTRACT_LSB0_LGUINT (insn, 64, 2, 3); \
#define EXTRACT_IFMT_STBLE_VARS \
INT f_imm32; \
HI f_offset16; \
UINT f_srcle; \
UINT f_op_mode; \
UINT f_op_size; \
UINT f_dstle; \
UINT f_op_class; \
unsigned int length;
#define EXTRACT_IFMT_STBLE_CODE \
length = 8; \
f_imm32 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 63, 32) << 0)); \
f_offset16 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 31, 16) << 0)); \
f_srcle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 15, 4) << 0)); \
f_op_mode = EXTRACT_LSB0_LGUINT (insn, 64, 7, 3); \
f_op_size = EXTRACT_LSB0_LGUINT (insn, 64, 4, 2); \
f_dstle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 11, 4) << 0)); \
f_op_class = EXTRACT_LSB0_LGUINT (insn, 64, 2, 3); \
#define EXTRACT_IFMT_JEQILE_VARS \
INT f_imm32; \
HI f_offset16; \
UINT f_srcle; \
UINT f_op_code; \
UINT f_dstle; \
UINT f_op_src; \
UINT f_op_class; \
unsigned int length;
#define EXTRACT_IFMT_JEQILE_CODE \
length = 8; \
f_imm32 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 63, 32) << 0)); \
f_offset16 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 31, 16) << 0)); \
f_srcle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 15, 4) << 0)); \
f_op_code = EXTRACT_LSB0_LGUINT (insn, 64, 7, 4); \
f_dstle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 11, 4) << 0)); \
f_op_src = EXTRACT_LSB0_LGUINT (insn, 64, 3, 1); \
f_op_class = EXTRACT_LSB0_LGUINT (insn, 64, 2, 3); \
#define EXTRACT_IFMT_JEQRLE_VARS \
INT f_imm32; \
HI f_offset16; \
UINT f_srcle; \
UINT f_op_code; \
UINT f_dstle; \
UINT f_op_src; \
UINT f_op_class; \
unsigned int length;
#define EXTRACT_IFMT_JEQRLE_CODE \
length = 8; \
f_imm32 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 63, 32) << 0)); \
f_offset16 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 31, 16) << 0)); \
f_srcle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 15, 4) << 0)); \
f_op_code = EXTRACT_LSB0_LGUINT (insn, 64, 7, 4); \
f_dstle = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 11, 4) << 0)); \
f_op_src = EXTRACT_LSB0_LGUINT (insn, 64, 3, 1); \
f_op_class = EXTRACT_LSB0_LGUINT (insn, 64, 2, 3); \
#define EXTRACT_IFMT_CALLLE_VARS \
INT f_imm32; \
HI f_offset16; \
UINT f_regs; \
UINT f_op_code; \
UINT f_op_src; \
UINT f_op_class; \
unsigned int length;
#define EXTRACT_IFMT_CALLLE_CODE \
length = 8; \
f_imm32 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 63, 32) << 0)); \
f_offset16 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 31, 16) << 0)); \
f_regs = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 15, 8) << 0)); \
f_op_code = EXTRACT_LSB0_LGUINT (insn, 64, 7, 4); \
f_op_src = EXTRACT_LSB0_LGUINT (insn, 64, 3, 1); \
f_op_class = EXTRACT_LSB0_LGUINT (insn, 64, 2, 3); \
#define EXTRACT_IFMT_JA_VARS \
INT f_imm32; \
HI f_offset16; \
UINT f_regs; \
UINT f_op_code; \
UINT f_op_src; \
UINT f_op_class; \
unsigned int length;
#define EXTRACT_IFMT_JA_CODE \
length = 8; \
f_imm32 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 63, 32) << 0)); \
f_offset16 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 31, 16) << 0)); \
f_regs = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 15, 8) << 0)); \
f_op_code = EXTRACT_LSB0_LGUINT (insn, 64, 7, 4); \
f_op_src = EXTRACT_LSB0_LGUINT (insn, 64, 3, 1); \
f_op_class = EXTRACT_LSB0_LGUINT (insn, 64, 2, 3); \
#define EXTRACT_IFMT_EXIT_VARS \
INT f_imm32; \
HI f_offset16; \
UINT f_regs; \
UINT f_op_code; \
UINT f_op_src; \
UINT f_op_class; \
unsigned int length;
#define EXTRACT_IFMT_EXIT_CODE \
length = 8; \
f_imm32 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 63, 32) << 0)); \
f_offset16 = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 31, 16) << 0)); \
f_regs = (0|(EXTRACT_LSB0_LGUINT (insn, 64, 15, 8) << 0)); \
f_op_code = EXTRACT_LSB0_LGUINT (insn, 64, 7, 4); \
f_op_src = EXTRACT_LSB0_LGUINT (insn, 64, 3, 1); \
f_op_class = EXTRACT_LSB0_LGUINT (insn, 64, 2, 3); \
#endif /* DEFS_BPFBF_EBPFLE_H */
|
