1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
# For complete documentation of this file, please see Geany's main documentation
[styling=Verilog]
[keywords]
# all items must be in one line
word=accept_on alias always always_comb always_ff always_latch and assert assign assume automatic before begin bind bins binsof break buf bufif0 bufif1 case casex casez cell checker class clocking cmos config const constraint context continue cover covergroup coverpoint cross deassign default defparam design disable dist do edge else end endcase endchecker endclass endclocking endconfig endfunction endgenerate endgroup endinterface endmodule endpackage endprimitive endprogram endproperty endsequence endspecify endtable endtask enum eventually expect export extends extern final first_match for force foreach forever fork forkjoin function generate global if iff ifnone ignore_bins illegal_bins implements implies import incdir include initial inside instance interface intersect join join_any join_none let liblist library local macromodule matches modport module nand negedge nettype new nexttime nmos nor noshowcancelled not notif0 notif1 null or package packed pmos posedge primitive priority program property protected pulldown pullup pulsestyle_ondetect pulsestyle_onevent pure rand randc randcase randsequence rcmos reject_on release repeat restrict return rnmos rpmos rtran rtranif0 rtranif1 s_always s_eventually s_nexttime s_until s_until_with sequence showcancelled soft solve specify static strong struct super sync_accept_on sync_reject_on table tagged task this throughout timeprecision timeunit tran tranif0 tranif1 typedef union unique unique0 until until_with untyped use virtual wait wait_order weak while wildcard with within xnor xor
word2=$acos $acosh $asin $asinh $assertcontrol $assertfailoff $assertfailon $assertkill $assertnonvacuouson $assertoff $asserton $assertpassoff $assertpasson $assertvacuousoff $async$and$array $async$and$plane $async$nand$array $async$nand$plane $async$nor$array $async$nor$plane $async$or$array $async$or$plane $atan $atan2 $atanh $bits $bitstoreal $bitstoshortreal $cast $ceil $changed $changed_gclk $changing_gclk $clog2 $cos $cosh $countbits $countones $coverage_control $coverage_get $coverage_get_max $coverage_merge $coverage_save $dimensions $display $displayb $displayh $displayo $dist_chi_square $dist_erlang $dist_exponential $dist_normal $dist_poisson $dist_t $dist_uniform $dumpall $dumpfile $dumpflush $dumplimit $dumpoff $dumpon $dumpports $dumpportsall $dumpportsflush $dumpportslimit $dumpportsoff $dumpportson $dumpvars $error $exit $exp $falling_gclk $fatal $fclose $fdisplay $fdisplayb $fdisplayh $fdisplayo $fell $fell_gclk $feof $ferror $fflush $fgetc $fgets $finish $floor $fmonitor $fmonitorb $fmonitorh $fmonitoro $fopen $fread $fscanf $fseek $fstrobe $fstrobeb $fstrobeh $fstrobeo $ftell $future_gclk $fwrite $fwriteb $fwriteh $fwriteo $get_coverage $high $hypot $increment $info $isunbounded $isunknown $itor $left $ln $load_coverage_db $log10 $low $monitor $monitorb $monitorh $monitoro $monitoroff $monitoron $onehot $onehot0 $past $past_gclk $pow $printtimescale $q_add $q_exam $q_full $q_initialize $q_remove $random $readmemb $readmemh $realtime $realtobits $rewind $right $rising_gclk $rose $rose_gclk $rtoi $sampled $set_coverage_db_name $sformat $sformatf $shortrealtobits $signed $sin $sinh $size $sqrt $sscanf $stable $stable_gclk $steady_gclk $stime $stop $strobe $strobeb $strobeh $strobeo $swrite $swriteb $swriteh $swriteo $sync$and$array $sync$and$plane $sync$nand$array $sync$nand$plane $sync$nor$array $sync$nor$plane $sync$or$array $sync$or$plane $system $tan $tanh $test$plusargs $time $timeformat $typename $ungetc $unpacked_dimensions $unsigned $value$plusargs $warning $write $writeb $writeh $writememb $writememh $writeo
word3=bit byte chandle event genvar highz0 highz1 inout input int integer interconnect large localparam logic longint medium output parameter pull0 pull1 real realtime ref reg scalared shortint shortreal signed small specparam string strong0 strong1 supply0 supply1 time tri tri0 tri1 triand trior trireg type unsigned uwire var vectored void wand weak0 weak1 wire wor
docComment=
[settings]
lexer_filetype=Verilog
tag_parser=SystemVerilog
# default extension used when saving files
extension=sv
# MIME type
mime_type=text/x-systemverilog
# these characters define word boundaries when making selections and searching
# using word matching options
#wordchars=_$abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789
# single comments, like # in this file
comment_single=//
# multiline comments
comment_open=/*
comment_close=*/
# set to false if a comment character/string should start at column 0 of a line, true uses any
# indentation of the line, e.g. setting to true causes the following on pressing CTRL+d
# #command_example();
# setting to false would generate this
# # command_example();
# This setting works only for single line comments
comment_use_indent=true
# context action command (please see Geany's main documentation for details)
context_action_cmd=
[indentation]
#width=4
# 0 is spaces, 1 is tabs, 2 is tab & spaces
#type=1
|
