File: 7447.vhdl

package info (click to toggle)
geda-gnetlist 20050313-1
  • links: PTS
  • area: main
  • in suites: sarge
  • size: 2,092 kB
  • ctags: 702
  • sloc: lisp: 5,519; ansic: 3,809; sh: 3,647; makefile: 291
file content (406 lines) | stat: -rw-r--r-- 9,069 bytes parent folder | download | duplicates (8)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
-- Structural VHDL generated by gnetlist
-- Context clause
library IEEE;
use IEEE.Std_Logic_1164.all;
-- Entity declaration

ENTITY not found IS
    PORT (
        P7 : in Std_Logic;
        P6 : in Std_Logic;
        P5 : in Std_Logic;
        P4 : in Std_Logic;
        P2 : in Std_Logic;
        P1 : in Std_Logic;
        P9 : out Std_Logic;
        P8 : out Std_Logic;
        P3 : out Std_Logic;
        P14 : out Std_Logic;
        P13 : out Std_Logic;
        P12 : out Std_Logic;
        P11 : out Std_Logic;
        P10 : out Std_Logic);
END not found;


-- Secondary unit
ARCHITECTURE netlist OF not found IS
    COMPONENT neg
    PORT (
        IN0 : in Std_Logic;
        OUT0 : out Std_Logic);
    END COMPONENT ;

    COMPONENT and2
    PORT (
        IN1 : in Std_Logic;
        IN0 : in Std_Logic;
        OUT0 : out Std_Logic);
    END COMPONENT ;

    COMPONENT nand6
    PORT (
        IN5 : in Std_Logic;
        IN4 : in Std_Logic;
        IN3 : in Std_Logic;
        IN2 : in Std_Logic;
        IN1 : in Std_Logic;
        IN0 : in Std_Logic;
        OUT0 : out Std_Logic);
    END COMPONENT ;

    COMPONENT and4
    PORT (
        IN3 : in Std_Logic;
        IN2 : in Std_Logic;
        IN1 : in Std_Logic;
        IN0 : in Std_Logic;
        OUT0 : out Std_Logic);
    END COMPONENT ;

    COMPONENT and3
    PORT (
        IN2 : in Std_Logic;
        IN1 : in Std_Logic;
        IN0 : in Std_Logic;
        OUT0 : out Std_Logic);
    END COMPONENT ;

    COMPONENT nor3
    PORT (
        IN2 : in Std_Logic;
        IN1 : in Std_Logic;
        IN0 : in Std_Logic;
        OUT0 : out Std_Logic);
    END COMPONENT ;

    COMPONENT nor2
    PORT (
        IN1 : in Std_Logic;
        IN0 : in Std_Logic;
        OUT0 : out Std_Logic);
    END COMPONENT ;

    COMPONENT nand2
    PORT (
        IN1 : in Std_Logic;
        IN0 : in Std_Logic;
        OUT0 : out Std_Logic);
    END COMPONENT ;

    SIGNAL unnamed_net32 : Std_Logic;
    SIGNAL unnamed_net31 : Std_Logic;
    SIGNAL RIPPLE_BLANK_INn : Std_Logic;
    SIGNAL INPUTD : Std_Logic;
    SIGNAL OUTPUTGn : Std_Logic;
    SIGNAL OUTPUTFn : Std_Logic;
    SIGNAL OUTPUTEn : Std_Logic;
    SIGNAL OUTPUTDn : Std_Logic;
    SIGNAL OUTPUTCn : Std_Logic;
    SIGNAL unnamed_net30 : Std_Logic;
    SIGNAL OUTPUTBn : Std_Logic;
    SIGNAL OUTPUTAn : Std_Logic;
    SIGNAL unnamed_net29 : Std_Logic;
    SIGNAL unnamed_net28 : Std_Logic;
    SIGNAL unnamed_net27 : Std_Logic;
    SIGNAL unnamed_net26 : Std_Logic;
    SIGNAL unnamed_net25 : Std_Logic;
    SIGNAL unnamed_net24 : Std_Logic;
    SIGNAL unnamed_net23 : Std_Logic;
    SIGNAL unnamed_net22 : Std_Logic;
    SIGNAL unnamed_net21 : Std_Logic;
    SIGNAL unnamed_net20 : Std_Logic;
    SIGNAL unnamed_net19 : Std_Logic;
    SIGNAL unnamed_net18 : Std_Logic;
    SIGNAL unnamed_net17 : Std_Logic;
    SIGNAL unnamed_net16 : Std_Logic;
    SIGNAL unnamed_net15 : Std_Logic;
    SIGNAL unnamed_net14 : Std_Logic;
    SIGNAL unnamed_net13 : Std_Logic;
    SIGNAL unnamed_net12 : Std_Logic;
    SIGNAL unnamed_net11 : Std_Logic;
    SIGNAL unnamed_net10 : Std_Logic;
    SIGNAL unnamed_net9 : Std_Logic;
    SIGNAL unnamed_net8 : Std_Logic;
    SIGNAL unnamed_net7 : Std_Logic;
    SIGNAL unnamed_net6 : Std_Logic;
    SIGNAL unnamed_net5 : Std_Logic;
    SIGNAL RIPPLE_BLANK_OUTn : Std_Logic;
    SIGNAL unnamed_net4 : Std_Logic;
    SIGNAL INPUTC : Std_Logic;
    SIGNAL unnamed_net3 : Std_Logic;
    SIGNAL INPUTB : Std_Logic;
    SIGNAL unnamed_net2 : Std_Logic;
    SIGNAL INPUTA : Std_Logic;
    SIGNAL LAMP_TESTn : Std_Logic;
    SIGNAL unnamed_net1 : Std_Logic;
BEGIN
-- Architecture statement part
    U23 : neg
    PORT MAP (
        OUT0 => OUTPUTCn,
        IN0 => unnamed_net18);

    U39 : neg
    PORT MAP (
        OUT0 => OUTPUTFn,
        IN0 => unnamed_net25);

    U38 : nor3
    PORT MAP (
        OUT0 => unnamed_net30,
        IN0 => unnamed_net32,
        IN1 => unnamed_net31,
        IN2 => unnamed_net11);

    U22 : neg
    PORT MAP (
        OUT0 => OUTPUTBn,
        IN0 => unnamed_net30);

    U37 : and4
    PORT MAP (
        OUT0 => unnamed_net28,
        IN0 => LAMP_TESTn,
        IN1 => unnamed_net8,
        IN2 => unnamed_net3,
        IN3 => unnamed_net2);

    U21 : neg
    PORT MAP (
        OUT0 => OUTPUTAn,
        IN0 => unnamed_net16);

    U36 : and3
    PORT MAP (
        OUT0 => unnamed_net29,
        IN0 => unnamed_net6,
        IN1 => unnamed_net5,
        IN2 => unnamed_net4);

    U20 : nor2
    PORT MAP (
        OUT0 => unnamed_net27,
        IN0 => unnamed_net28,
        IN1 => unnamed_net29);

    U35 : and3
    PORT MAP (
        OUT0 => unnamed_net26,
        IN0 => unnamed_net8,
        IN1 => unnamed_net3,
        IN2 => unnamed_net4);

    U34 : and3
    PORT MAP (
        OUT0 => unnamed_net21,
        IN0 => unnamed_net6,
        IN1 => unnamed_net5,
        IN2 => unnamed_net4);

    U33 : and3
    PORT MAP (
        OUT0 => unnamed_net22,
        IN0 => unnamed_net6,
        IN1 => unnamed_net2,
        IN2 => unnamed_net1);

    U32 : and3
    PORT MAP (
        OUT0 => unnamed_net23,
        IN0 => unnamed_net3,
        IN1 => unnamed_net2,
        IN2 => unnamed_net4);

    U31 : and3
    PORT MAP (
        OUT0 => unnamed_net19,
        IN0 => unnamed_net3,
        IN1 => unnamed_net5,
        IN2 => unnamed_net1);

    U9 : and2
    PORT MAP (
        OUT0 => unnamed_net10,
        IN0 => unnamed_net6,
        IN1 => unnamed_net1);

    U30 : and3
    PORT MAP (
        OUT0 => unnamed_net32,
        IN0 => unnamed_net6,
        IN1 => unnamed_net5,
        IN2 => unnamed_net1);

    U8 : and2
    PORT MAP (
        OUT0 => unnamed_net9,
        IN0 => unnamed_net7,
        IN1 => unnamed_net5);

    U7 : nand2
    PORT MAP (
        OUT0 => unnamed_net7,
        IN0 => RIPPLE_BLANK_OUTn,
        IN1 => unnamed_net8);

    U6 : nand2
    PORT MAP (
        OUT0 => unnamed_net6,
        IN0 => RIPPLE_BLANK_OUTn,
        IN1 => unnamed_net3);

    U5 : nand2
    PORT MAP (
        OUT0 => unnamed_net5,
        IN0 => RIPPLE_BLANK_OUTn,
        IN1 => unnamed_net2);

    U4 : nand2
    PORT MAP (
        OUT0 => unnamed_net4,
        IN0 => RIPPLE_BLANK_OUTn,
        IN1 => unnamed_net1);

    U3 : nand2
    PORT MAP (
        OUT0 => unnamed_net3,
        IN0 => LAMP_TESTn,
        IN1 => INPUTC);

    U2 : nand2
    PORT MAP (
        OUT0 => unnamed_net2,
        IN0 => LAMP_TESTn,
        IN1 => INPUTB);

    U40 : neg
    PORT MAP (
        OUT0 => OUTPUTGn,
        IN0 => unnamed_net27);

    U1 : nand2
    PORT MAP (
        OUT0 => unnamed_net1,
        IN0 => LAMP_TESTn,
        IN1 => INPUTA);

    U19 : nor3
    PORT MAP (
        OUT0 => unnamed_net25,
        IN0 => unnamed_net26,
        IN1 => unnamed_net15,
        IN2 => unnamed_net14);

    U18 : nor2
    PORT MAP (
        OUT0 => unnamed_net24,
        IN0 => unnamed_net13,
        IN1 => unnamed_net4);

    U17 : nor3
    PORT MAP (
        OUT0 => unnamed_net20,
        IN0 => unnamed_net21,
        IN1 => unnamed_net22,
        IN2 => unnamed_net23);

    U16 : nor2
    PORT MAP (
        OUT0 => unnamed_net18,
        IN0 => unnamed_net19,
        IN1 => unnamed_net12);

    U15 : nor3
    PORT MAP (
        OUT0 => unnamed_net16,
        IN0 => unnamed_net17,
        IN1 => unnamed_net10,
        IN2 => unnamed_net9);

    U14 : and2
    PORT MAP (
        OUT0 => unnamed_net15,
        IN0 => unnamed_net3,
        IN1 => unnamed_net5);

    U29 : and3
    PORT MAP (
        OUT0 => unnamed_net31,
        IN0 => unnamed_net6,
        IN1 => unnamed_net2,
        IN2 => unnamed_net4);

    U13 : and2
    PORT MAP (
        OUT0 => unnamed_net14,
        IN0 => unnamed_net5,
        IN1 => unnamed_net4);

    U12 : and2
    PORT MAP (
        OUT0 => unnamed_net13,
        IN0 => unnamed_net6,
        IN1 => unnamed_net2);

    U28 : and4
    PORT MAP (
        OUT0 => unnamed_net17,
        IN0 => unnamed_net8,
        IN1 => unnamed_net3,
        IN2 => unnamed_net2,
        IN3 => unnamed_net4);

    U11 : and2
    PORT MAP (
        OUT0 => unnamed_net12,
        IN0 => unnamed_net7,
        IN1 => unnamed_net6);

    U27 : nand6
    PORT MAP (
        OUT0 => RIPPLE_BLANK_OUTn,
        IN0 => LAMP_TESTn,
        IN1 => RIPPLE_BLANK_INn,
        IN2 => unnamed_net8,
        IN3 => unnamed_net3,
        IN4 => unnamed_net2,
        IN5 => unnamed_net1);

    U10 : and2
    PORT MAP (
        OUT0 => unnamed_net11,
        IN0 => unnamed_net7,
        IN1 => unnamed_net5);

    U26 : neg
    PORT MAP (
        OUT0 => unnamed_net8,
        IN0 => INPUTD);

    U25 : neg
    PORT MAP (
        OUT0 => OUTPUTEn,
        IN0 => unnamed_net24);

    U24 : neg
    PORT MAP (
        OUT0 => OUTPUTDn,
        IN0 => unnamed_net20);

-- Signal assignment part
INPUTA <= P7;
INPUTB <= P6;
INPUTC <= P5;
INPUTD <= P4;
RIPPLE_BLANK_INn <= P2;
LAMP_TESTn <= P1;
P9 <= OUTPUTFn;
P8 <= OUTPUTGn;
P3 <= RIPPLE_BLANK_OUTn;
P14 <= OUTPUTAn;
P13 <= OUTPUTBn;
P12 <= OUTPUTCn;
P11 <= OUTPUTDn;
P10 <= OUTPUTEn;
END netlist;