File: assign03.v

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (18 lines) | stat: -rw-r--r-- 387 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
 
module assign03(output reg [0:7] ra,
                output reg [0:7] rb,
                input        clk,
                input [0:7]  a,
                input        wen, 
                input        swap);
   
   always @(posedge clk) begin
      if (swap) begin
         ra <= rb;
         rb <= ra;
      end
      if (wen)
        ra <= a;
      begin
      end
   end
endmodule