File: assume0.vhdl

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (21 lines) | stat: -rw-r--r-- 270 bytes parent folder | download | duplicates (3) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
 
library ieee;
use ieee.std_logic_1164.all;

entity assume0 is
  port (
    clk : in  std_logic;
    i   : out integer
  );
end assume0;

architecture behav of assume0 is

begin

  i <= 1;

  default clock is rising_edge(clk);

  psl_a : assume always i = 1;

end behav;