File: func08b.vhdl

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (26 lines) | stat: -rw-r--r-- 499 bytes parent folder | download | duplicates (3) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
 
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity func08b is
  port (v : std_ulogic_vector (3 downto 0);
        r : out integer);
end func08b;

architecture behav of func08b is
  function fls (val: std_ulogic_vector(3 downto 0)) return integer is
    variable ret: integer;
  begin
    ret := 4;
    for i in val'range loop
      if val(i) = '1' then
        ret := 3 - i;
        exit;
      end if;
    end loop;

    return ret;
  end;
begin
  r <= fls(v);
end behav;