File: tb_func07.vhdl

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (29 lines) | stat: -rw-r--r-- 510 bytes parent folder | download | duplicates (3) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
 
entity tb_func07 is
end tb_func07;

library ieee;
use ieee.std_logic_1164.all;

architecture behav of tb_func07 is
  signal v, r : std_ulogic_vector(7 downto 0);
begin
  dut: entity work.func07
    port map (v, r);

  process
  begin
    v <= "00000000";
    wait for 1 ns;
    assert r = x"00" severity failure;

    v <= "00100100";
    wait for 1 ns;
    assert r = x"02" severity failure;

    v <= "11100111";
    wait for 1 ns;
    assert r = x"06" severity failure;

    wait;
  end process;
end behav;