DEBSOURCES
Skip Quicknav
sources / ghdl / 5.0.1%2Bdfsg-1 / testsuite / synth / initial01 / initial01.v
123456789
module initial01(input clk, din, en, output reg dout); always @(posedge clk) if (en) dout <= din; initial dout = 0; endmodule