File: barrel_shifter.vhdl

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (42 lines) | stat: -rw-r--r-- 1,256 bytes parent folder | download | duplicates (3)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;

-------------------------------------------------------------------------------

entity barrel_shifter is

  generic (
    NBITS : positive := 8);

  port (
    din, d : in  std_logic_vector(NBITS-1 downto 0);  -- data in, shift distance
    dout   : out std_logic_vector(NBITS-1 downto 0));  -- data out

end entity barrel_shifter;

-------------------------------------------------------------------------------

architecture dfl of barrel_shifter is
  -- TODO: Calculate the number of required shift stages as a constant.
  constant nshift : natural := natural(log2(real(NBITS)));

  -- custom vector for the shift stages
  type my_vec is array(0 to nshift) of std_logic_vector(NBITS-1 downto 0);
  signal vector : my_vec;
  -- vector of zeros
  constant ZEROS : std_logic_vector(NBITS-1 downto 0) := (others => '0');

begin  -- architecture dfl
    vector(0) <= din;

    gen: for i in 0 to nshift-1 generate
        vector(i+1) <= (vector(i)(NBITS-1-2**i downto 0)
                       & ZEROS(2**i-1 downto 0))
                   when d(i) = '1'
                   else vector(i);
    end generate gen;
    dout <= vector(nshift);

end architecture dfl;