File: ent.vhdl

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (16 lines) | stat: -rw-r--r-- 198 bytes parent folder | download | duplicates (3) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
 
entity ent is
end ent;

architecture a of ent is
	signal s : string(1 to 3);
begin
	s <= "abc";

	process(all)
	begin
		case s is
			when "abc" =>
			when others =>
		end case;
	end process;
end a;