File: theunit.vhdl

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (16 lines) | stat: -rw-r--r-- 381 bytes parent folder | download | duplicates (3) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
 
library ieee;
use ieee.std_logic_1164.all;
entity theunit is
  -- NOTE: w := 2 prevents bug
  generic (w    : natural := 1);
  port    (dout : out std_ulogic);
end;

architecture rtl of theunit is
  type selsel_t is array (0 to 1) of natural range 0 to w-1;
  signal selsel : selsel_t := (others => 0);
begin
  -- NOTE: selsel(0) prevents bug
  selsel(1) <= 0;
  dout <= '0';
end;