File: sgn.vhdl

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (20 lines) | stat: -rw-r--r-- 453 bytes parent folder | download | duplicates (3) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
 
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity sgn is
  port (
    o1 : out std_logic_vector(1 downto 0);
    o2 : out std_logic_vector (31 downto 0));
end entity;

architecture a of sgn is
  signal v32 : signed(31 downto 0);
  signal v2 : signed(1 downto 0);
begin
    v2 <= to_signed(1, 2);
    o1 <= std_logic_vector(v2);

    v32 <= resize(to_signed(-5, 8), 32);   -- <<<<<<< HERE
    o2 <= std_logic_vector(v32);
end;