File: repro2.vhdl

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (13 lines) | stat: -rw-r--r-- 241 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
 
library ieee;
use ieee.std_logic_1164.all;

entity repro2 is
  port (p : out std_ulogic_vector(3 downto 0));
  signal s : std_ulogic_vector(3 downto 0);
end entity;

architecture a of repro2 is
begin
  s <= x"3";
  p <= s;
end architecture;