File: tb_ent.vhdl

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (20 lines) | stat: -rw-r--r-- 311 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
 
library ieee;
use ieee.std_logic_1164.all;

entity tb_ent is
end entity;

architecture a of tb_ent is
	signal a, b : std_logic_vector(7 downto 0);
begin
	uut: entity work.ent port map (a => a, b => b);

	process
	begin
		a <= x"42";
		wait for 1 ns;
		assert b = x"00";

		wait;
	end process;
end architecture;