File: bug.vhdl

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (35 lines) | stat: -rw-r--r-- 778 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
library IEEE;
use IEEE.std_logic_1164.all;

entity bug is
port(
    clk : in std_ulogic
);
end entity;

architecture rtl of bug is

    type table_t is array (natural range<>, natural range<>) of integer;

    function fun1(table : table_t) return integer is
        constant len : natural := table'length(2);
    begin
        return len;
    end function;

    function fun2(table : table_t) return integer is
        variable tmp : natural;
    begin
        tmp := 0;
        for i in table'range(2) loop
            tmp := tmp+1;
        end loop;
        return tmp;
    end function;

    constant table : table_t(0 to 15, 0 to 31) := (others => (others => 0));
    constant l1 : natural := fun1(table);
    constant l2 : natural := fun2(table);
begin

end architecture;