File: a2.vhdl

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (25 lines) | stat: -rw-r--r-- 333 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
 
library ieee;
use ieee.std_logic_1164.all;

entity a2 is
end entity;

architecture behaviour of a2 is

  component b
    port (
      c : in  std_logic;
      q : out std_logic
      );
  end component;

  for inst : b use entity work.b;
begin

  inst : b
    port map (
      c => '0',
      q => open
      );
  
end architecture;