File: b.vhdl

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (23 lines) | stat: -rw-r--r-- 306 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
 
library ieee;
use ieee.std_logic_1164.all;

entity b is
  port (
    c : in  std_logic;
    d : in  std_logic;
    q : out std_logic
    );
end entity;

architecture behaviour of b is
begin

  process (c)
  begin
    if rising_edge(c)
    then
      q <= d;
    end if;
  end process;
  
end architecture;