1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171
|
-------------------------------------------------------------------------------
-- --
-- X X XXXXXX XXXXXX XXXXXX XXXXXX X --
-- XX XX X X X X X X X XX --
-- X X X X X X X X X X X X --
-- X X X X X X X X X X X X --
-- X X X X XXXXXX X X XXXXXX X --
-- X X X X X X X X X --
-- X X X X X X X X X --
-- X X X X X X X X X X --
-- X X XXXXXX XXXXXX XXXXXX XXXXXX X --
-- --
-- --
-- O R E G A N O S Y S T E M S --
-- --
-- Design & Consulting --
-- --
-------------------------------------------------------------------------------
-- --
-- Web: http://www.oregano.at/ --
-- --
-- Contact: mc8051@oregano.at --
-- --
-------------------------------------------------------------------------------
-- --
-- MC8051 - VHDL 8051 Microcontroller IP Core --
-- Copyright (C) 2001 OREGANO SYSTEMS --
-- --
-- This library is free software; you can redistribute it and/or --
-- modify it under the terms of the GNU Lesser General Public --
-- License as published by the Free Software Foundation; either --
-- version 2.1 of the License, or (at your option) any later version. --
-- --
-- This library is distributed in the hope that it will be useful, --
-- but WITHOUT ANY WARRANTY; without even the implied warranty of --
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU --
-- Lesser General Public License for more details. --
-- --
-- Full details of the license can be found in the file LGPL.TXT. --
-- --
-- You should have received a copy of the GNU Lesser General Public --
-- License along with this library; if not, write to the Free Software --
-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA --
-- --
-------------------------------------------------------------------------------
--
--
-- Author: Helmut Mayrhofer
--
-- Filename: control_fsm_rtl.vhd
--
-- Date of Creation: Mon Aug 9 12:14:48 1999
--
-- Version: $Revision: 1.10 $
--
-- Date of Latest Version: $Date: 2010-03-24 10:20:48 $
--
--
-- Description: Decode instruction and execute it. Pure combinational
-- descripton of the finite state machine.
--
--
--
--
-------------------------------------------------------------------------------
architecture rtl of control_fsm is
alias CY : std_logic is psw(7); -- carry
alias AC : std_logic is psw(6); -- auxilary carry
alias OV : std_logic is psw(2); -- overflow flag
alias EA: std_logic is ie(7); -- enable interupts
alias ES: std_logic is ie(4); -- enable serial interupt
alias ET1: std_logic is ie(3); -- enable timer 1 interupt
alias EX1: std_logic is ie(2); -- enable external 1 interupt
alias ET0: std_logic is ie(1); -- enable timer 0 interupt
alias EX0: std_logic is ie(0); -- enable external 0 interupt
alias PS0: std_logic is ip(4); -- priority of serial interupt
alias PT1: std_logic is ip(3); -- priority of timer1 interupt
alias PX1: std_logic is ip(2); -- priority of ext1 interupt
alias PT0: std_logic is ip(1); -- priority of timer0 interupt
alias PX0: std_logic is ip(0); -- priority of ext0 interupt
signal state: t_state; -- actual state
signal s_nextstate: t_state; -- enable signal for state
signal s_instr_category : t_instr_category; -- predecoded insturction
signal s_help: unsigned (7 downto 0); -- general help-register
signal s_bit_data : std_logic; -- bitdata from MUX
signal s_intpre: std_logic; -- an interrupt must start
signal s_intpre2: std_logic; -- prepare for interrupt
signal s_inthigh: std_logic; -- high priority int is running
signal s_intlow: std_logic; -- low priority int is running
signal s_tf1 : std_logic; -- Timer1-Overflowflag
signal s_tf0 : std_logic; -- Timer0-Overflowflag
signal s_ie1 : std_logic; -- ExtINT1-Flag
signal s_ie0 : std_logic; -- ExtINT0-Flag
signal s_ri : std_logic; -- serial receive-ready
signal s_ti : std_logic; -- serial transmit-ready
signal s_command: std_logic_vector (7 downto 0); -- actual command
signal s_pc_inc_en : std_logic_vector (3 downto 0); -- pc control
signal s_regs_wr_en : std_logic_vector (2 downto 0); -- write control
signal s_data_mux : std_logic_vector (3 downto 0); -- data control
signal s_bdata_mux : std_logic_vector (3 downto 0); -- bitdata control
signal s_adr_mux : std_logic_vector (3 downto 0); -- adress control
signal s_adrx_mux : std_logic_vector (1 downto 0); -- ext. adress control
signal s_wrx_mux : std_logic; -- ext. write control
signal s_help_en : std_logic_vector (3 downto 0); -- helpreg control
signal s_help16_en : std_logic_vector (1 downto 0); -- help16 control
signal s_helpb_en : std_logic; -- helpbit control
signal s_intpre2_d : std_logic; -- intput of intpre2
signal s_intpre2_en : std_logic; -- control
signal s_intlow_d : std_logic; -- input of intlow
signal s_intlow_en : std_logic; -- control
signal s_inthigh_d : std_logic; -- input of inthigh
signal s_inthigh_en : std_logic; -- control
signal s_ext0isr_d : std_logic; -- ext int 0 ISR running if set
signal s_ext1isr_d : std_logic; -- ext int 1 ISR running if set
signal s_ext0isrh_d : std_logic; -- ext int 0 ISR has high priority if 1
signal s_ext1isrh_d : std_logic; -- ext int 1 ISR has high priority if 1
signal s_ext0isr_en : std_logic;
signal s_ext1isr_en : std_logic;
signal s_ext0isrh_en : std_logic;
signal s_ext1isrh_en : std_logic;
begin
-- some simple signal-assignments for outputs
pc_inc_en_o <= s_pc_inc_en;
nextstate_o <= s_nextstate;
adr_mux_o <= s_adr_mux;
adrx_mux_o <= s_adrx_mux;
wrx_mux_o <= s_wrx_mux;
data_mux_o <= s_data_mux;
bdata_mux_o <= s_bdata_mux;
regs_wr_en_o <= s_regs_wr_en;
help_en_o <= s_help_en;
help16_en_o <= s_help16_en;
helpb_en_o <= s_helpb_en;
inthigh_en_o <= s_inthigh_en;
intlow_en_o <= s_intlow_en;
intpre2_en_o <= s_intpre2_en;
inthigh_d_o <= s_inthigh_d;
intlow_d_o <= s_intlow_d;
intpre2_d_o <= s_intpre2_d;
ext0isr_d_o <= s_ext0isr_d;
ext1isr_d_o <= s_ext1isr_d;
ext0isrh_d_o <= s_ext0isrh_d;
ext1isrh_d_o <= s_ext1isrh_d;
ext0isr_en_o <= s_ext0isr_en;
ext1isr_en_o <= s_ext1isr_en;
ext0isrh_en_o <= s_ext0isrh_en;
ext1isrh_en_o <= s_ext1isrh_en;
-- some simple signal assignments from intputs
state <= state_i;
s_help <= unsigned(help_i);
s_bit_data <= bit_data_i;
s_command <= command_i;
s_inthigh <= inthigh_i;
s_intlow <= intlow_i;
s_intpre <= intpre_i;
s_intpre2 <= intpre2_i;
s_ti <= ti_i;
s_ri <= ri_i;
s_ie0 <= ie0_i;
s_ie1 <= ie1_i;
s_tf0 <= tf0_i;
s_tf1 <= tf1_i;
-- predecode instruction
s_instr_category <=
IC_ACALL when s_command(4 downto 0) = ACALL else
IC_ADD_A_RR when s_command(7 downto 3) = ADD_A_RR else
IC_ADD_A_D when s_command = ADD_A_D else
IC_ADD_A_ATRI when s_command(7 downto 1) = ADD_A_ATRI else
IC_ADD_A_DATA when s_command = ADD_A_DATA else
IC_ADDC_A_RR when s_command(7 downto 3) = ADDC_A_RR else
IC_ADDC_A_D when s_command = ADDC_A_D else
IC_ADDC_A_ATRI when s_command(7 downto 1) = ADDC_A_ATRI else
IC_ADDC_A_DATA when s_command = ADDC_A_DATA else
IC_AJMP when s_command(4 downto 0) = AJMP else
IC_ANL_A_RR when s_command(7 downto 3) = ANL_A_RR else
IC_ANL_A_D when s_command = ANL_A_D else
IC_ANL_A_ATRI when s_command(7 downto 1) = ANL_A_ATRI else
IC_ANL_A_DATA when s_command = ANL_A_DATA else
IC_ANL_D_A when s_command = ANL_D_A else
IC_ANL_D_DATA when s_command = ANL_D_DATA else
IC_ANL_C_BIT when s_command = ANL_C_BIT else
IC_ANL_C_NBIT when s_command = ANL_C_NBIT else
IC_CJNE_A_D when s_command = CJNE_A_D else
IC_CJNE_A_DATA when s_command = CJNE_A_DATA else
IC_CJNE_RR_DATA when s_command(7 downto 3) = CJNE_RR_DATA else
IC_CJNE_ATRI_DATA when s_command(7 downto 1) = CJNE_ATRI_DATA else
IC_CLR_A when s_command = CLR_A else
IC_CLR_C when s_command = CLR_C else
IC_CLR_BIT when s_command = CLR_BIT else
IC_CPL_A when s_command = CPL_A else
IC_CPL_C when s_command = CPL_C else
IC_CPL_BIT when s_command = CPL_BIT else
IC_DA_A when s_command = DA_A else
IC_DEC_A when s_command = DEC_A else
IC_DEC_RR when s_command(7 downto 3) = DEC_RR else
IC_DEC_D when s_command = DEC_D else
IC_DEC_ATRI when s_command(7 downto 1) = DEC_ATRI else
IC_DIV_AB when s_command = DIV_AB else
IC_DJNZ_RR when s_command(7 downto 3) = DJNZ_RR else
IC_DJNZ_D when s_command = DJNZ_D else
IC_INC_A when s_command = INC_A else
IC_INC_RR when s_command(7 downto 3) = INC_RR else
IC_INC_D when s_command = INC_D else
IC_INC_ATRI when s_command(7 downto 1) = INC_ATRI else
IC_INC_DPTR when s_command = INC_DPTR else
IC_JB when s_command = JB else
IC_JBC when s_command = JBC else
IC_JC when s_command = JC else
IC_JMP_A_DPTR when s_command = JMP_A_DPTR else
IC_JNB when s_command = JNB else
IC_JNC when s_command = JNC else
IC_JNZ when s_command = JNZ else
IC_JZ when s_command = JZ else
IC_LCALL when s_command = LCALL else
IC_LJMP when s_command = LJMP else
IC_MOV_A_RR when s_command(7 downto 3) = MOV_A_RR else
IC_MOV_A_D when s_command = MOV_A_D else
IC_MOV_A_ATRI when s_command(7 downto 1) = MOV_A_ATRI else
IC_MOV_A_DATA when s_command = MOV_A_DATA else
IC_MOV_RR_A when s_command(7 downto 3) = MOV_RR_A else
IC_MOV_RR_D when s_command(7 downto 3) = MOV_RR_D else
IC_MOV_RR_DATA when s_command(7 downto 3) = MOV_RR_DATA else
IC_MOV_D_A when s_command = MOV_D_A else
IC_MOV_D_RR when s_command(7 downto 3) = MOV_D_RR else
IC_MOV_D_D when s_command = MOV_D_D else
IC_MOV_D_ATRI when s_command(7 downto 1) = MOV_D_ATRI else
IC_MOV_D_DATA when s_command = MOV_D_DATA else
IC_MOV_ATRI_A when s_command(7 downto 1) = MOV_ATRI_A else
IC_MOV_ATRI_D when s_command(7 downto 1) = MOV_ATRI_D else
IC_MOV_ATRI_DATA when s_command(7 downto 1) = MOV_ATRI_DATA else
IC_MOVC_A_ATDPTR when s_command = MOVC_A_ATDPTR else
IC_MOVC_A_ATPC when s_command = MOVC_A_ATPC else
IC_MOVX_A_ATRI when s_command(7 downto 1) = MOVX_A_ATRI else
IC_MOVX_A_ATDPTR when s_command = MOVX_A_ATDPTR else
IC_MOVX_ATRI_A when s_command(7 downto 1) = MOVX_ATRI_A else
IC_MOVX_ATDPTR_A when s_command = MOVX_ATDPTR_A else
IC_MOV_C_BIT when s_command = MOV_C_BIT else
IC_MOV_BIT_C when s_command = MOV_BIT_C else
IC_MOV_DPTR_DATA when s_command = MOV_DPTR_DATA else
IC_MUL_AB when s_command = MUL_AB else
IC_NOP when s_command = NOP else
IC_ORL_A_RR when s_command(7 downto 3) = ORL_A_RR else
IC_ORL_A_D when s_command = ORL_A_D else
IC_ORL_A_ATRI when s_command(7 downto 1) = ORL_A_ATRI else
IC_ORL_A_DATA when s_command = ORL_A_DATA else
IC_ORL_D_A when s_command = ORL_D_A else
IC_ORL_D_DATA when s_command = ORL_D_DATA else
IC_ORL_C_BIT when s_command = ORL_C_BIT else
IC_ORL_C_NBIT when s_command = ORL_C_NBIT else
IC_POP when s_command = POP else
IC_PUSH when s_command = PUSH else
IC_RET when s_command = RET else
IC_RETI when s_command = RETI else
IC_RL_A when s_command = RL_A else
IC_RLC_A when s_command = RLC_A else
IC_RR_A when s_command = RR_A else
IC_RRC_A when s_command = RRC_A else
IC_SETB_C when s_command = SETB_C else
IC_SETB_BIT when s_command = SETB_BIT else
IC_SJMP when s_command = SJMP else
IC_SUBB_A_RR when s_command(7 downto 3) = SUBB_A_RR else
IC_SUBB_A_D when s_command = SUBB_A_D else
IC_SUBB_A_ATRI when s_command(7 downto 1) = SUBB_A_ATRI else
IC_SUBB_A_DATA when s_command = SUBB_A_DATA else
IC_SWAP_A when s_command = SWAP_A else
IC_XCH_A_RR when s_command(7 downto 3) = XCH_A_RR else
IC_XCH_A_D when s_command = XCH_A_D else
IC_XCH_A_ATRI when s_command(7 downto 1) = XCH_A_ATRI else
IC_XCHD_A_ATRI when s_command(7 downto 1) = XCHD_A_ATRI else
IC_XRL_A_RR when s_command(7 downto 3) = XRL_A_RR else
IC_XRL_A_D when s_command = XRL_A_D else
IC_XRL_A_ATRI when s_command(7 downto 1) = XRL_A_ATRI else
IC_XRL_A_DATA when s_command = XRL_A_DATA else
IC_XRL_D_A when s_command = XRL_D_A else
IC_XRL_D_DATA when s_command = XRL_D_DATA else
IC_NOP;
------------------------------------------------------------------------------
-- purpose: main-process to control the mcu
-- includes the interupt-handling and the state machine
-- inputs: state,s_help,s_ti,s_ri,s_ie0,s_ie1,s_tf0,s_tf1,
-- s_bit_data,aludata_i,s_command,s_inthigh,
-- s_intlow,acc,psw,s_intpre,s_intpre2,ie,ip
-- outputs: pc_inc_en_o,s_nextstate_o,adr_mux_o,data_mux_o,bdata_mux_o
-- regs_wr_en_o,help_en_o,help16_en_o,helpb_en_o,inthigh_en_o
-- intlow_en_o,intpre2_en_o,inthigh_d_o,intlow_d_o,intpre2_d_o
------------------------------------------------------------------------------
p_state: process (state,s_help,s_ti,s_ri,s_ie0,s_ie1,s_tf0,s_tf1,
s_bit_data,aludata_i,s_instr_category,s_inthigh,
s_intlow,acc,psw,s_intpre,s_intpre2,ie,ip,intblock_i)
begin
s_data_mux <= "0000"; -- default values
s_adr_mux <= "0000";
s_bdata_mux <= "0000";
alu_cmd_o <= OFF;
s_regs_wr_en <= "000";
s_help_en <= "0000";
s_help16_en <= "00";
s_helpb_en <= '0';
s_pc_inc_en <= "0000";
s_inthigh_en <= '0';
s_intlow_en <= '0';
s_intpre2_en <= '0';
s_inthigh_d <= '0';
s_intlow_d <= '0';
s_intpre2_d <= '0';
s_adrx_mux <= "00";
s_wrx_mux <= '0';
s_nextstate <= FETCH;
s_ext0isr_d <= '0';
s_ext1isr_d <= '0';
s_ext0isrh_d <= '0';
s_ext1isrh_d <= '0';
s_ext0isr_en <= '0';
s_ext1isr_en <= '0';
s_ext0isrh_en <= '0';
s_ext1isrh_en <= '0';
if state=STARTUP then
-- Power up wait cycle
NULL;
else
-- begin of starting the interrupt procedure
-- saving the old adress
if intblock_i = '0' and s_instr_category /= IC_RETI and -- fixes bug when
-- a higher priority interrupt occurred during the RETI of a lower priority one
-- by wickerwaka https://github.com/MiSTer-devel/Arcade-IremM72_MiSTer/commit/2218dc0
((s_intpre='1' and state=FETCH) or s_intpre2='1') then
if state=FETCH then
s_intpre2_en <= '1';
s_intpre2_d <= '1';
s_regs_wr_en <= "001"; -- increment stackpointer
s_nextstate <= EXEC1;
elsif state=EXEC1 then
if (PX0 and EX0 and s_ie0)='1' then -- external interrupt 0
s_help_en <= "0101"; -- interruptvector 0003h
s_inthigh_d <= '1';
s_inthigh_en <= '1';
s_adr_mux <= "0001";
s_regs_wr_en <= "110"; -- reset IE0
s_ext0isrh_d <= '1';
s_ext0isrh_en <= '1';
elsif (PT0 and ET0 and s_tf0)='1' then -- timer interrupt 0
s_help_en <= "0110"; -- interruptvector 000Bh
s_inthigh_d <= '1';
s_inthigh_en <= '1';
s_adr_mux <= "0010";
s_regs_wr_en <= "110"; -- reset TF0
elsif (PX1 and EX1 and s_ie1)='1' then -- external interrupt 1
s_help_en <= "0111"; -- interruptvector 0013h
s_inthigh_d <= '1';
s_inthigh_en <= '1';
s_adr_mux <= "0011";
s_regs_wr_en <= "110"; -- reset IE1
s_ext1isrh_d <= '1';
s_ext1isrh_en <= '1';
elsif (PT1 and ET1 and s_tf1)='1' then -- timer interrupt 1
s_help_en <= "1000"; -- interruptvector 001Bh
s_inthigh_d <= '1';
s_inthigh_en <= '1';
s_adr_mux <= "0100";
s_regs_wr_en <= "110"; -- reset TF1
elsif (PS0 and ES and (s_ri or s_ti))='1' then -- serial interrupt 0
s_help_en <= "1001"; -- interruptvector 0023h
s_inthigh_d <= '1';
s_inthigh_en <= '1';
elsif (EX0 and s_ie0)='1' then -- external interrupt 0 low priority
s_help_en <= "0101"; -- interruptvector 0003h
s_intlow_d <= '1';
s_intlow_en <= '1';
s_adr_mux <= "0001";
s_regs_wr_en <= "110"; -- reset IE0
s_ext0isr_d <= '1';
s_ext0isr_en <= '1';
elsif (ET0 and s_tf0)='1' then -- timer interrupt 0 low priority
s_help_en <= "0110"; -- interruptvector 000Bh
s_intlow_d <= '1';
s_intlow_en <= '1';
s_adr_mux <= "0010";
s_regs_wr_en <= "110"; -- reset TF0
elsif (EX1 and s_ie1)='1' then -- external interrupt 1 low priority
s_help_en <= "0111"; -- interruptvector 0013h
s_intlow_d <= '1';
s_intlow_en <= '1';
s_adr_mux <= "0011";
s_regs_wr_en <= "110"; -- reset IE1
s_ext1isr_d <= '1';
s_ext1isr_en <= '1';
elsif (ET1 and s_tf1)='1' then -- timer interrupt 1 low priority
s_help_en <= "1000"; -- interruptvector 001Bh
s_intlow_d <= '1';
s_intlow_en <= '1';
s_adr_mux <= "0100";
s_regs_wr_en <= "110"; -- reset TF1
elsif (ES and (s_ri or s_ti))='1' then -- serial int 0 low priority
s_help_en <= "1001"; -- interruptvector 0023h
s_intlow_d <= '1';
s_intlow_en <= '1';
else
NULL;
end if;
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_adr_mux <= "0101";
s_data_mux <= "0001"; -- data = pc(7 downto 0)
s_regs_wr_en <= "101"; -- write one byte and increment SP
s_nextstate <= EXEC3;
elsif state=EXEC3 then
s_intpre2_d <= '0';
s_intpre2_en <= '1';
s_adr_mux <= "0101";
s_data_mux <= "0010"; -- data = pc(15 downto 8)
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0011"; -- load program counter
s_nextstate <= FETCH;
else
s_nextstate <= FETCH;
end if;
-- end of starting interrupt procedure
else
case s_instr_category is
---------------------------------------------------------------------
when IC_ACALL => -- ACALL addr11
if state=FETCH then
s_adr_mux <= "1111"; -- adress = sp + 1
s_data_mux <= "1110"; -- data = (pc+2)(7 downto 0)
s_regs_wr_en <= "101"; -- write one byte and increment SP
s_help16_en <= "10"; -- s_help16 = pc+2
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1111"; -- adress = sp + 1
s_data_mux <= "1101"; -- data = s_help16(15 downto 8)
s_regs_wr_en <= "101"; -- write one byte and increment SP
s_pc_inc_en <= "0100"; -- load PC with 11 bits (2k block)
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ADD_A_RR => -- ADD A,Rr
if state=FETCH then
s_adr_mux <= "0110"; -- adress = RR-adress
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= ADD_ACC_RAM; -- addition command (ACC + RAM_DATA)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "011"; -- write ACC and CY,OV,AC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ADD_A_D => -- ADD A, direct
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- adress = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
alu_cmd_o <= ADD_ACC_RAM; -- addition command (ACC + RAM_DATA)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "011"; -- write ACC and CY,OV,AC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ADD_A_ATRI => -- ADD A,@Ri
if state=FETCH then
s_adr_mux <= "0111"; -- address = Ri-register
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= ADD_ACC_RAM; -- addition command (ACC + RAM_DATA)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "011"; -- write ACC and CY,OV,AC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ADD_A_DATA => -- ADD A, DATA
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= ADD_ACC_ROM; -- addition command (ACC + ROM_DATA_I)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "011"; -- write ACC and CY,OV,AC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ADDC_A_RR => -- ADDC A,Rr
if state=FETCH then
s_adr_mux <= "0110"; -- adress = RR-adress
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= ADDC_ACC_RAM; -- addition command (ACC+RAM_DATA+CY)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "011"; -- write ACC and CY,OV,AC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ADDC_A_D => -- ADDC A, direct
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- adress = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
alu_cmd_o <= ADDC_ACC_RAM; -- addition command (ACC+RAM_DATA+CY)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "011"; -- write ACC and CY,OV,AC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ADDC_A_ATRI => -- ADDC A,@Ri
if state=FETCH then
s_adr_mux <= "0111"; -- address = Ri-register
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= ADDC_ACC_RAM; -- addition command (ACC+RAM_DATA+CY)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "011"; -- write ACC and CY,OV,AC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ADDC_A_DATA => -- ADDC A, data
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= ADDC_ACC_ROM;-- addition command (ACC+ROM_DATA_I+CY)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "011"; -- write ACC and CY,OV,AC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_AJMP => -- AJMP addr11
if state=FETCH then
s_help16_en <= "10"; -- s_help16 = pc+2
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_pc_inc_en <= "0100"; -- load PC with 11 bits (2k block)
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ANL_A_RR => -- ANL A,Rr
if state=FETCH then
s_adr_mux <= "0110"; -- adress = RR-adress
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= AND_ACC_RAM; -- AND command (ACC ^ RAM_DATA)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ANL_A_D => -- ANL A, direct
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
alu_cmd_o <= AND_ACC_RAM; -- AND command (ACC ^ RAM_DATA)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ANL_A_ATRI => -- ANL A,ATRi
if state=FETCH then
s_adr_mux <= "0111"; -- address = Ri-register
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= AND_ACC_RAM; -- AND command (ACC ^ RAM_DATA)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ANL_A_DATA => -- ANL A, data
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= AND_ACC_ROM; -- AND command (ACC ^ ROM_DATA_I)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ANL_D_A => -- ANL direct, A
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- adress = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
alu_cmd_o <= AND_ACC_RAM; -- AND command (ACC ^ RAM_DATA)
s_adr_mux <= "1000"; -- adress = rom_data_i
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ANL_D_DATA => -- ANL direct, DATA
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_help_en <= "0001"; -- help = rom_data_i
s_adr_mux <= "1000"; -- adress = rom_data_i
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC2;
elsif state=EXEC2 then
alu_cmd_o <= AND_RAM_ROM; -- AND command (ROM_DATA_I ^ RAM_DATA)
s_adr_mux <= "1010"; -- adress = help
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ANL_C_BIT => -- ANL C, bit
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- adress = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_bdata_mux <= "0001"; -- bdata = s_bit_data and cy
s_regs_wr_en <= "110"; -- write one bit (automatic CY-address)
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ANL_C_NBIT => -- ANL C, /bit
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- adress = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_bdata_mux <= "0010"; -- bdata = not (s_bit_data and cy)
s_regs_wr_en <= "110"; -- write one bit (automatic CY-address)
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_CJNE_A_D => -- CJNE A, direct, rel
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC2;
elsif state=EXEC2 then
alu_cmd_o <= COMP_RAM_ACC; -- Compare RAM_DATA/ACC operation
if unsigned(aludata_i) /= 0 then
s_adr_mux <= "1011"; -- adress of CY
s_bdata_mux <= "0011"; -- bdata = cby_i
s_regs_wr_en <= "110"; -- write one bit
s_pc_inc_en <= "0010"; -- add relativ adress to PC
else
s_adr_mux <= "1011"; -- adress of CY (CV: changed V1.5 according to specification: clear carry)
s_bdata_mux <= "0000"; -- bdata = 0
s_regs_wr_en <= "110"; -- write one bit
s_pc_inc_en <= "0001"; -- increment program-counter
end if;
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_CJNE_A_DATA => -- CJNE A, #data, rel
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= COMP_ROM_ACC; -- Compare ROM_DATA_I/ACC operation
s_help_en <= "0010";
s_helpb_en <= '1'; -- save new_cy_i
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC2;
elsif state=EXEC2 then
if s_help /= 0 then
s_adr_mux <= "1011"; -- adress of CY
s_bdata_mux <= "0100"; -- bdata = s_helpb
s_regs_wr_en <= "110"; -- write one bit
s_pc_inc_en <= "0010"; -- add relativ adress to PC
else
s_adr_mux <= "1011"; -- adress of CY (CV: changed V1.5 according to specification: clear carry)
s_bdata_mux <= "0000"; -- bdata = 0
s_regs_wr_en <= "110"; -- write one bit
s_pc_inc_en <= "0001"; -- increment program-counter
end if;
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_CJNE_RR_DATA => -- CJNE RR, #data, rel
if state=FETCH then
s_adr_mux <= "0110"; -- address = rr-address
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= COMP_ROM_RAM;-- Compare ROM_DATA_I/RAM_DATA operat.
s_help_en <= "0010"; -- save aludata_i
s_helpb_en <= '1'; -- save new_cy_i
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC2;
elsif state=EXEC2 then
if s_help /= 0 then
s_adr_mux <= "1011"; -- adress of CY
s_bdata_mux <= "0100"; -- bdata = s_helpb
s_regs_wr_en <= "110"; -- write one bit
s_pc_inc_en <= "0010"; -- add relativ adress to PC
else
s_adr_mux <= "1011"; -- adress of CY (CV: changed V1.5 according to specification: clear carry)
s_bdata_mux <= "0000"; -- bdata = 0
s_regs_wr_en <= "110"; -- write one bit
s_pc_inc_en <= "0001"; -- increment program-counter
end if;
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_CJNE_ATRI_DATA => -- CJNE @Ri, #data, rel
if state=FETCH then
s_adr_mux <= "0111"; -- address = Ri-register
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= COMP_ROM_RAM; -- Compare ROM_/RAM_DATA operation
s_help_en <= "0010"; -- save aludata_i
s_helpb_en <= '1'; -- save new_cy_i
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC2;
elsif state=EXEC2 then
if s_help /= 0 then
s_adr_mux <= "1011"; -- adress of CY
s_bdata_mux <= "0100"; -- bdata = s_helpb
s_regs_wr_en <= "110"; -- write one bit
s_pc_inc_en <= "0010"; -- add relativ adress to PC
else
s_adr_mux <= "1011"; -- adress of CY (CV: changed V1.5 according to specification: clear carry)
s_bdata_mux <= "0000"; -- bdata = 0
s_regs_wr_en <= "110"; -- write one bit
s_pc_inc_en <= "0001"; -- increment program-counter
end if;
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_CLR_A => -- CLR A
s_data_mux <= "0000"; -- data = 0
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_CLR_C => -- CLR C
s_adr_mux <= "1011"; -- adress of CY
s_bdata_mux <= "0000"; -- bdata = 0
s_regs_wr_en <= "110"; -- write one bit
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_CLR_BIT => -- CLR bit
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_bdata_mux <= "0000"; -- bdata = 0
s_regs_wr_en <= "110"; -- write one bit
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_CPL_A => -- CPL A
alu_cmd_o <= INV_ACC; -- complement operation
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_CPL_C => -- CPL C
s_adr_mux <= "1011"; -- adress of CY
s_bdata_mux <= "0101"; -- bdata = not cy
s_regs_wr_en <= "110"; -- write one bit
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_CPL_BIT => -- CPL bit
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- bit adress
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_adr_mux <= "1000"; -- bit adress
s_bdata_mux <= "0110"; -- bdata = not s_bit_data
s_regs_wr_en <= "110"; -- write one bit
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
else
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_DA_A => -- DA A
alu_cmd_o <= DA; -- DA operation
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "111"; -- write ACC and CY (special operation)
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_DEC_A => -- DEC A
alu_cmd_o <= DEC_ACC; -- decrement operation
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_DEC_RR => -- DEC Rr
if state=FETCH then
s_adr_mux <= "0110"; -- address = rr-address
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= DEC_RAM; -- decrement operation
s_adr_mux <= "0110"; -- address = rr-address
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_DEC_D => -- DEC direct
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
alu_cmd_o <= DEC_RAM; -- decrement operation
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_DEC_ATRI => -- DEC @Ri
if state=FETCH then
s_adr_mux <= "0111"; -- address = Ri-register
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= DEC_RAM; -- decrement operation
s_adr_mux <= "0111"; -- address = ri-address
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_DIV_AB => -- DIV AB
if state=FETCH then
s_adr_mux <= "1100"; -- adress of B register
alu_cmd_o <= DIV_ACC_RAM; -- divison operation
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_data_mux <= "0011"; -- data = aludata_i
s_adr_mux <= "1100"; -- adress of B register
alu_cmd_o <= DIV_ACC_RAM; -- divison operation
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_data_mux <= "0011"; -- data = aludata_i
s_adr_mux <= "1100"; -- adress of B register
s_regs_wr_en <= "111"; -- write ACC,B,OV,CY(special operation)
alu_cmd_o <= DIV_ACC_RAM; -- divison operation
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_DJNZ_RR => -- DJNZ Rr, rel
if state=FETCH then
s_adr_mux <= "0110"; -- address = rr-address
s_help_en <= "0100"; -- save Rr-adress
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= DEC_RAM; -- decrement operation
if unsigned(aludata_i) /= 0 then
s_adr_mux <= "1010"; -- address = rr-address
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0010"; -- add relativ adress to PC
else
s_adr_mux <= "1010"; -- address = rr-address
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
end if;
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_DJNZ_D => -- DJNZ direct, rel
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_help_en <= "0001"; -- save address
s_adr_mux <= "1000"; -- address = rom_data
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC2;
elsif state=EXEC2 then
alu_cmd_o <= DEC_RAM; -- decrement operation
if unsigned(aludata_i) /= 0 then
s_adr_mux <= "1010"; -- address = help
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0010"; -- add relativ adress to PC
else
s_adr_mux <= "1010"; -- address = help
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
end if;
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_INC_A => -- INC A
alu_cmd_o <= INC_ACC; -- increment operation
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_INC_RR => -- INC Rr
if state=FETCH then
s_adr_mux <= "0110"; -- address = rr-address
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= INC_RAM; -- increment operation
s_adr_mux <= "0110"; -- address = rr-address
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_INC_D => -- INC direct
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
alu_cmd_o <= INC_RAM; -- increment operation
s_adr_mux <= "1000"; -- address = rom_data_i
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_INC_ATRI => -- INC @Ri
if state=FETCH then
s_adr_mux <= "0111"; -- address = Ri-register
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= INC_RAM; -- increment operation
s_adr_mux <= "0111"; -- address = Ri-register
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_INC_DPTR => -- INC DPTR
if state=FETCH then
s_adr_mux <= "1101"; -- adress of DPL
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= INC_RAM; -- increment operation
s_help_en <= "0010"; -- help = aludata_i
s_adr_mux <= "1101"; -- adress of DPL
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_adr_mux <= "1110"; -- adress of DPH
s_nextstate <= EXEC3;
elsif state=EXEC3 then
if s_help=conv_unsigned(0,8) then
alu_cmd_o <= INC_RAM; -- increment operation
s_adr_mux <= "1110"; -- adress of DPH
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
else
end if;
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_JB => -- JB bit, rel
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- bit adress = rom_data_i
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC2;
elsif state=EXEC2 then
if s_bit_data = '1' then
s_pc_inc_en <= "0010"; -- add relativ adress to PC
else
s_pc_inc_en <= "0001"; -- increment program-counter
end if;
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_JBC => -- JBC bit, rel
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- bit adress = rom_data_i
s_help_en <= "0001"; -- s_help = rom_data_i
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_adr_mux <= "1010"; -- s_adr = s_help
s_bdata_mux <= "0000"; -- s_bdata = 0
s_regs_wr_en <= "110"; -- write one bit
if s_bit_data = '1' then
s_pc_inc_en <= "0010"; -- add relativ adress to PC
else
s_pc_inc_en <= "0001"; -- increment program-counter
end if;
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_JC => -- JC rel
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
if cy = '1' then
s_pc_inc_en <= "0010"; -- add relativ adress to PC
else
s_pc_inc_en <= "0001"; -- increment program-counter
end if;
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_JMP_A_DPTR => -- JMP @A+DPTR
s_pc_inc_en <= "0101"; -- PC = ACC + DPTR
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_JNB => -- JNB bit, rel
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- bit adress = rom_data_i
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC2;
elsif state=EXEC2 then
if s_bit_data = '0' then
s_pc_inc_en <= "0010"; -- add relativ adress to PC
else
s_pc_inc_en <= "0001"; -- increment program-counter
end if;
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_JNC => -- JNC rel
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
if cy = '0' then
s_pc_inc_en <= "0010"; -- add relativ adress to PC
else
s_pc_inc_en <= "0001"; -- increment program-counter
end if;
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_JNZ => -- JNZ rel
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
if unsigned(acc) /= conv_unsigned(0,8) then
s_pc_inc_en <= "0010"; -- add relativ adress to PC
else
s_pc_inc_en <= "0001"; -- increment program-counter
end if;
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_JZ => -- JZ rel
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
if unsigned(acc) = conv_unsigned(0,8) then
s_pc_inc_en <= "0010"; -- add relativ adress to PC
else
s_pc_inc_en <= "0001"; -- increment program-counter
end if;
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_LCALL => -- LCALL addr16
if state=FETCH then
s_regs_wr_en <= "001"; -- increment stackpointer
s_help16_en <= "01"; -- s_help16 <= pc + 3
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_help_en <= "0001"; -- help <= rom_data_i
s_data_mux <= "1100"; -- data <= help16(7 downto 0)
s_adr_mux <= "0101"; -- s_adr <= sp
s_regs_wr_en <= "101"; -- write one byte and increment SP
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_data_mux <= "1101"; -- data = help16(15 downto 8)
s_adr_mux <= "0101"; -- s_adr <= sp
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0111"; -- load program counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_LJMP => -- LJMP addr16
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_help_en <= "0001"; -- help = rom_data_i
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_pc_inc_en <= "0111"; -- load program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOV_A_RR => -- MOV A,Rr
if state=FETCH then
s_adr_mux <= "0110"; -- address = rr-address
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_data_mux <= "0100"; -- data = s_reg_data
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOV_A_D => -- MOV A, direct
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_data_mux <= "0100"; -- data = s_reg_data
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOV_A_ATRI => -- MOV A,@Ri
if state=FETCH then
s_adr_mux <= "0111"; -- address = Ri-register
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_data_mux <= "0100"; -- data = s_reg_data
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOV_A_DATA => -- MOV A, #DATA
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_data_mux <= "0101"; -- data = rom_data_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOV_RR_A => -- MOV Rr,A
s_adr_mux <= "0110"; -- address = rr-address
s_data_mux <= "0110"; -- data = ACC
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_MOV_RR_D => -- MOV Rr, direct
if state=FETCH then
s_help_en <= "0100"; -- save Rr-adress in help
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_adr_mux <= "1010"; -- address = help
s_data_mux <= "0100"; -- data = s_reg_data
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- do nothing with program counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOV_RR_DATA => -- MOV Rr,#data
if state=FETCH then
s_help_en <= "0100"; -- save Rr-adress in help
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1010"; -- address = help
s_data_mux <= "0101"; -- data = rom_data_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- do nothing with program counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOV_D_A => -- MOV direct, A
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_data_mux <= "0110"; -- data = ACC
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
-------------------------------------------------------------------
when IC_MOV_D_RR => -- MOV direct, Rr
if state=FETCH then
s_adr_mux <= "0110"; -- address = rr-address
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_data_mux <= "0100"; -- data = s_reg_data
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- do nothing with program counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOV_D_D => -- MOV direct, direct
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_data_mux <= "0100"; -- data = s_reg_data
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOV_D_ATRI => -- MOV direct ,@Ri
if state=FETCH then
s_adr_mux <= "0111"; -- address = Ri-register
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_data_mux <= "0100"; -- data = s_reg_data
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOV_D_DATA => -- MOV direct, #data
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_help_en <= "0001"; -- save direct adress
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_adr_mux <= "1010"; -- address = help
s_data_mux <= "0101"; -- data = rom_data_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOV_ATRI_A => -- MOV @Ri,A
s_adr_mux <= "0111"; -- address = Ri-register
s_data_mux <= "0110"; -- data = ACC
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_MOV_ATRI_D => -- MOV @Ri, direct
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_adr_mux <= "0111"; -- address = Ri-register
s_data_mux <= "0100"; -- data = s_reg_data
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOV_ATRI_DATA => -- MOV @Ri,#data
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "0111"; -- address = Ri-register
s_data_mux <= "0101"; -- data = rom_data_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOVC_A_ATDPTR => -- MOVC A, @A+DPTR
if state=FETCH then
s_help16_en <= "11"; -- save PC+1 in help16
s_pc_inc_en <= "0101"; -- PC = A+DPTR
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_data_mux <= "0101"; -- data = rom_data_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0110"; -- PC = help16
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOVC_A_ATPC => -- MOVC A, @A+PC
if state=FETCH then
s_help16_en <= "11"; -- save PC+1 in help16
s_pc_inc_en <= "1001"; -- PC = A+PC+1
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_data_mux <= "0101"; -- data = rom_data_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0110"; -- PC = help16
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOVX_A_ATRI => -- MOVX A, @RI
if state=FETCH then
s_adrx_mux <= "10"; -- external adress = Ri
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_data_mux <= "1111"; -- data = datax_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOVX_A_ATDPTR => -- MOVX A, @DPTR
if state=FETCH then
s_adrx_mux <= "01"; -- external adress = DPTR
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_data_mux <= "1111"; -- data = datax_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOVX_ATRI_A => -- MOVX @RI, A
s_adrx_mux <= "10"; -- external adress = Ri
s_wrx_mux <= '1';
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_MOVX_ATDPTR_A => -- MOVX @DPTR, A
s_adrx_mux <= "01"; -- external adress = DPTR
s_wrx_mux <= '1';
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_MOV_C_BIT => -- MOV C, bit
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_bdata_mux <= "0111"; -- bdata = s_bit_data
s_regs_wr_en <= "110"; -- write one bit (automatic CY-address)
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOV_BIT_C => -- MOV bit,C
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_bdata_mux <= "1000"; -- bdata = cy
s_regs_wr_en <= "110"; -- write one bit
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MOV_DPTR_DATA => -- MOV DPTR, #data16
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1110"; -- adress of DPH
s_data_mux <= "0101"; -- data = rom_data_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_adr_mux <= "1101"; -- adress of DPL
s_data_mux <= "0101"; -- data = rom_data_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_MUL_AB => -- MUL AB
if state=FETCH then
s_adr_mux <= "1100"; -- adress of B register
alu_cmd_o <= MUL_ACC_RAM; -- divison operation
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_data_mux <= "0011"; -- data = aludata_i
s_adr_mux <= "1100"; -- adress of B register
alu_cmd_o <= MUL_ACC_RAM; -- divison operation
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_data_mux <= "0011"; -- data = aludata_i
s_adr_mux <= "1100"; -- adress of B register
s_regs_wr_en <= "111"; -- write ACC,B,OV,CY (special operation)
alu_cmd_o <= MUL_ACC_RAM; -- divison operation
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_NOP => -- NOP
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_ORL_A_RR => -- ORL A,Rr
if state=FETCH then
s_adr_mux <= "0110"; -- address = rr-address
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= OR_RAM_ACC; -- OR command (ACC v RAM_DATA)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ORL_A_D => -- ORL A, direct
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
alu_cmd_o <= OR_RAM_ACC; -- OR command (ACC v RAM_DATA)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ORL_A_ATRI => -- ORL A,@Ri
if state=FETCH then
s_adr_mux <= "0111"; -- address = Ri-register
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= OR_RAM_ACC; -- OR command (ACC v RAM_DATA)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ORL_A_DATA => -- ORL A, data
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= OR_ROM_ACC; -- OR command (ACC v ROM_DATA_I)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ORL_D_A => -- ORL direct, A
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
alu_cmd_o <= OR_RAM_ACC; -- OR command (ACC v RAM_DATA)
s_adr_mux <= "1000"; -- address = rom_data_i
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ORL_D_DATA => -- ORL direct, DATA
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_help_en <= "0001"; -- save rom_data_i
s_adr_mux <= "1000";
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC2;
elsif state=EXEC2 then
alu_cmd_o <= OR_ROM_RAM; -- OR command (ROM_DATA_I v RAM_DATA)
s_adr_mux <= "1010"; -- address = help
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ORL_C_BIT => -- ORL C, bit
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_bdata_mux <= "1001"; -- bdata = s_bit_data or cy
s_regs_wr_en <= "110"; -- write one bit (autmatically CY)
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_ORL_C_NBIT => -- ORL C, /bit
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_bdata_mux <= "1010"; -- bdata = not (s_bit_data or cy)
s_regs_wr_en <= "110"; -- write one bit (autmatically CY)
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_POP => -- POP direct
if state=FETCH then
s_adr_mux <= "0101"; -- address = SP
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_data_mux <= "0100"; -- data = s_reg_data
s_regs_wr_en <= "101"; -- write one byte and decrement SP
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_PUSH => -- PUSH direct
if state=FETCH then
s_regs_wr_en <= "001"; -- increment SP
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_adr_mux <= "0101"; -- address = SP
s_data_mux <= "0100"; -- data = s_reg_data
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_RET => -- RET
if state=FETCH then
s_adr_mux <= "0101"; -- adress = SP
s_regs_wr_en <= "001"; -- decrement stackpointer
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_help_en <= "0011"; -- save data for PC-high
s_adr_mux <= "0101"; -- adress = SP
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_regs_wr_en <= "001"; -- decrement stackpointer
s_pc_inc_en <= "1000"; -- reload program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_RETI => -- RETI
if state=FETCH then
s_adr_mux <= "0101"; -- adress = SP
s_regs_wr_en <= "001"; -- decrement stackpointer
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_help_en <= "0011"; -- save data for PC-high
s_adr_mux <= "0101";
s_nextstate <= EXEC2;
elsif state=EXEC2 then
if s_inthigh='1' then -- an high priority interrupt is ending
s_inthigh_en <= '1';
s_inthigh_d <= '0';
s_ext0isrh_d <= '0';
s_ext0isrh_en <= '1';
s_ext1isrh_d <= '0';
s_ext1isrh_en <= '1';
elsif s_intlow='1' then -- an low priority interrupt is ending
s_intlow_en <= '1';
s_intlow_d <= '0';
s_ext0isr_d <= '0';
s_ext0isr_en <= '1';
s_ext1isr_d <= '0';
s_ext1isr_en <= '1';
else -- no interrupt was started
NULL; -- => normal RET command
end if;
s_regs_wr_en <= "001"; -- decrement stackpointer
s_pc_inc_en <= "1000"; -- reload program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_RL_A => -- RL A
alu_cmd_o <= RL_ACC; -- rotate ACC left
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_RLC_A => -- RLC A
alu_cmd_o <= RLC_ACC; -- rotate ACC with CY left
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "111"; -- write ACC and CY (special operation)
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_RR_A => -- RR A
alu_cmd_o <= RR_ACC; -- rotate ACC right
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_RRC_A => -- RRC A
alu_cmd_o <= RRC_ACC; -- rotate ACC with CY right
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "111"; -- write ACC and CY (special operation)
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_SETB_C => -- SETB C
s_adr_mux <= "1011"; -- adress of CY
s_bdata_mux <= "1011"; -- bdata = 1
s_regs_wr_en <= "110"; -- write one bit
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_SETB_BIT => -- SETB bit
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- byte adress
s_bdata_mux <= "1011"; -- bdata = 1
s_regs_wr_en <= "110"; -- write one bit
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_SJMP => -- SJMP rel
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_pc_inc_en <= "0010"; -- load program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_SUBB_A_RR => -- SUBB A,Rr
if state=FETCH then
s_adr_mux <= "0110"; -- address = rr-address
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= SUB_ACC_RAM; -- subtraction command (ACC - RAM_DATA)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "011"; -- write ACC and CY,OV,AC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_SUBB_A_D => -- SUBB A, direct
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
alu_cmd_o <= SUB_ACC_RAM; -- subtraction command (ACC - RAM_DATA)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "011"; -- write ACC and CY,OV,AC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_SUBB_A_ATRI => -- SUBB A,@Ri
if state=FETCH then
s_adr_mux <= "0111"; -- address = Ri-register
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= SUB_ACC_RAM; -- subtraction command (ACC - RAM_DATA)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "011"; -- write ACC and CY,OV,AC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_SUBB_A_DATA => -- SUBB A, DATA
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "011"; -- write ACC and CY,OV,AC
alu_cmd_o <= SUB_ACC_ROM; -- subtraction command (ACC-ROM_DATA_I)
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_SWAP_A => -- SWAP A
s_data_mux <= "0111"; -- data = acc(3 downto 0) acc(7 downto 4)
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
---------------------------------------------------------------------
when IC_XCH_A_RR => -- XCH A,Rr
if state=FETCH then
s_adr_mux <= "0110"; -- address = rr-address
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "0110"; -- address = rr-address
s_help_en <= "0011"; -- help = s_reg_data
s_data_mux <= "0110"; -- data = ACC
s_regs_wr_en <= "100"; -- write ACC
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_data_mux <= "1000"; -- data = help
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_XCH_A_D => -- XCH A, direct
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_adr_mux <= "1000"; -- address = rom_data_i
s_help_en <= "0011"; -- help = s_reg_data
s_data_mux <= "0110"; -- data = ACC
s_regs_wr_en <= "100"; -- write one byte
s_nextstate <= EXEC3;
elsif state=EXEC3 then
s_data_mux <= "1000"; -- data = help;
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_XCH_A_ATRI => -- XCH A,@Ri
if state=FETCH then
s_adr_mux <= "0111"; -- address = Ri-register
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "0111"; -- address = Ri-register
s_help_en <= "0011"; -- help = s_reg_data
s_data_mux <= "0110"; -- data = ACC
s_regs_wr_en <= "100"; -- write one byte
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_data_mux <= "1000"; -- data = help;
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_XCHD_A_ATRI => -- XCHD A,@Ri
if state=FETCH then
s_adr_mux <= "0111"; -- address = Ri-register
s_help_en <= "1010"; -- s_help = acc
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "0111"; -- address = Ri-register
s_data_mux <= "1010"; -- data = acc(7..4) & s_reg_data(3..0)
s_regs_wr_en <= "010"; -- write ACC
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_adr_mux <= "0111"; -- address = Ri-register
s_data_mux <= "1001"; -- data = s_reg_data(7..4) & s_help(3..0)
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_XRL_A_RR => -- XRL A,Rr
if state=FETCH then
s_adr_mux <= "0110"; -- address = rr-address
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= XOR_RAM_ACC; -- XOR command (ACC v RAM_DATA)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_XRL_A_D => -- XRL A, direct
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000";
s_nextstate <= EXEC2;
elsif state=EXEC2 then
alu_cmd_o <= XOR_RAM_ACC; -- XOR command (ACC v RAM_DATA)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_XRL_A_ATRI => -- XRL A,@Ri
if state=FETCH then
s_adr_mux <= "0111"; -- address = Ri-register
s_nextstate <= EXEC1;
elsif state=EXEC1 then
alu_cmd_o <= XOR_RAM_ACC; -- XOR command (ACC v RAM_DATA)
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_XRL_A_DATA => -- XRL A, data
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "010"; -- write ACC
alu_cmd_o <= XOR_ROM_ACC; -- XOR command (ACC v ROM_DATA_I)
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_XRL_D_A => -- XRL direct, A
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_adr_mux <= "1000";
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_adr_mux <= "1000";
s_data_mux <= "0011"; -- data = aludata_i
s_regs_wr_en <= "100"; -- write one byte
alu_cmd_o <= XOR_RAM_ACC; -- XOR command (ACC v RAM_DATA)
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when IC_XRL_D_DATA => -- XRL direct, DATA
if state=FETCH then
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC1;
elsif state=EXEC1 then
s_help_en <= "0001";
s_adr_mux <= "1000";
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= EXEC2;
elsif state=EXEC2 then
s_adr_mux <= "1010";
s_data_mux <= "0011"; -- data = aludata_i
alu_cmd_o <= XOR_ROM_RAM; -- XOR command (ROM_DATA_I v RAM_DATA)
s_regs_wr_en <= "100"; -- write one byte
s_pc_inc_en <= "0001"; -- increment program-counter
s_nextstate <= FETCH;
end if;
---------------------------------------------------------------------
when others =>
s_nextstate <= FETCH;
end case;
end if;
end if;
end process p_state;
end rtl;
|