File: test_and.vhdl

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (11 lines) | stat: -rw-r--r-- 204 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
 
entity test is
    port(
        a: in bit_vector(7 downto 0);
        b: in bit;
        c: out bit_vector(7 downto 0));
end test;

architecture behavior of test is
begin
    c <= a and b;
end behavior;