DEBSOURCES
Skip Quicknav
sources / ghdl / 5.0.1%2Bdfsg-1 / testsuite / synth / issue2616 / mre.vhdl
12345678910111213
library ieee; use IEEE.fixed_pkg.all; entity mre is port ( x: out real ); end entity; architecture a of mre is begin x <= 1.1; end architecture;