File: slow.vhdl

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (17 lines) | stat: -rw-r--r-- 323 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
 
library ieee;
use ieee.std_logic_1164.all;

entity foo is
  port(
    a, b : in std_logic;
    clk  : in std_logic
  );
end foo;

architecture slow of foo is
  default clock is rising_edge(clk);
begin
  sequence s0 is {{a ; b[=2] ; a}[+] ; b ; a}; -- note "[=2]"
  sequence s1 is {s0 ; s0};
  assert (always s0);
end slow;