DEBSOURCES
Skip Quicknav
sources / ghdl / 5.0.1%2Bdfsg-1 / testsuite / synth / issue940 / ent.vhdl
1234567891011
entity ent is port ( i : in bit_vector(3 downto 0); o : out bit_vector(3 downto 0) ); end entity; architecture a of ent is begin o <= i; end;