DEBSOURCES
Skip Quicknav
sources / ghdl / 5.0.1%2Bdfsg-1 / testsuite / synth / issue954 / ent2.vhdl
12345678910111213
entity ent is port ( i : in bit; i2 : bit; o : out bit ); end ent; architecture a of ent is begin o <= i or i2; end;