File: tb_ent.vhdl

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (22 lines) | stat: -rw-r--r-- 373 bytes parent folder | download | duplicates (3) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
 
entity tb_ent is
end tb_ent;

library ieee;
use ieee.std_logic_1164.all;

architecture behav of tb_ent is
  signal i : std_logic_vector (7 downto 0);
  signal o : std_logic_vector (3 downto 0);
begin
  dut: entity work.ent
    port map (i, o);

  process
  begin
    i <= x"b6";
    wait for 1 ns;
    assert o = x"b" severity failure;

    wait;
  end process;
end behav;