File: module03.v

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (21 lines) | stat: -rw-r--r-- 481 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
 
module module03b (clk, rst, val);
   input                           clk, rst;
   output [7:0]                    val;
   reg [7:0]                       val;
   parameter freq = 1.0;
   
   always @(posedge clk)
      if (rst)
	val <= 0;
      else
	val <= val + 1;
endmodule

module module03 (input clk,
		 input 	      rst,
		 output       two);
   wire [7:0]                 v;
   module03b #(.freq(5.0)) dut (.val(v), .rst(rst), .clk(clk));

   assign two = v == 2;
endmodule