File: slice07.vhdl

package info (click to toggle)
ghdl 5.0.1%2Bdfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 86,000 kB
  • sloc: ada: 309,826; vhdl: 209,727; ansic: 31,072; python: 19,213; sh: 14,214; cpp: 2,345; makefile: 1,542; pascal: 585; asm: 45; exp: 40; fortran: 33
file content (20 lines) | stat: -rw-r--r-- 396 bytes parent folder | download | duplicates (3) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
 
library ieee;
use ieee.std_logic_1164.all;

entity slice07 is
    port (clk : std_ulogic);
end;

architecture rtl of slice07 is
  signal sidx : natural range 0 to 0 := 0;
begin
  process(clk)
    variable vmem : std_ulogic_vector(7 downto 0);
    variable j : integer;
  begin
    if rising_edge(clk) then
      j := sidx * 8;
      vmem(j + 7 downto j) := x"ba";
    end if;
  end process;
end;