1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
|
-- This VHDL was converted from Verilog using the
-- Icarus Verilog VHDL Code Generator 11.0 (stable) ()
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
-- Generated from Verilog module bitbang (bitbang.v:1)
-- off_pattern = 64176
-- on_pattern = 64177
entity bitbang is
port (
active : out std_logic;
clk : in std_logic;
data : out unsigned(31 downto 0);
s_clk : in std_logic;
s_data : in std_logic;
strobe : out std_logic
);
end entity;
-- Generated from Verilog module bitbang (bitbang.v:1)
-- off_pattern = 64176
-- on_pattern = 64177
architecture from_verilog of bitbang is
signal active_Reg : std_logic;
signal data_Reg : unsigned(31 downto 0);
signal strobe_Reg : std_logic;
signal local_strobe : std_logic; -- Declared at bitbang.v:17
signal old_local_strobe : std_logic; -- Declared at bitbang.v:18
signal s_clk_sample : unsigned(3 downto 0); -- Declared at bitbang.v:12
signal s_data_sample : unsigned(3 downto 0); -- Declared at bitbang.v:11
signal serial_control : unsigned(15 downto 0); -- Declared at bitbang.v:15
signal serial_data : unsigned(31 downto 0); -- Declared at bitbang.v:14
begin
active <= active_Reg;
data <= data_Reg;
strobe <= strobe_Reg;
-- Generated from initial process in bitbang (bitbang.v:1)
process is
begin
active_Reg <= '0';
wait;
end process;
-- Generated from always process in bitbang (bitbang.v:20)
process (clk) is
begin
if rising_edge(clk) then
s_data_sample <= s_data_sample(0 + 2 downto 0) & s_data;
s_clk_sample <= s_clk_sample(0 + 2 downto 0) & s_clk;
end if;
end process;
-- Generated from always process in bitbang (bitbang.v:26)
process (clk) is
begin
if rising_edge(clk) then
if (s_clk_sample(3) = '0') and (s_clk_sample(2) = '1') then
serial_data <= serial_data(0 + 30 downto 0) & s_data_sample(3);
end if;
if (s_clk_sample(3) = '1') and (s_clk_sample(2) = '0') then
serial_control <= serial_control(0 + 14 downto 0) & s_data_sample(3);
end if;
end if;
end process;
-- Generated from always process in bitbang (bitbang.v:39)
process (clk) is
begin
if rising_edge(clk) then
local_strobe <= '0';
if serial_control = X"fab1" then
data_Reg <= serial_data;
local_strobe <= '1';
end if;
old_local_strobe <= local_strobe;
strobe_Reg <= local_strobe and (not old_local_strobe);
end if;
end process;
-- Generated from always process in bitbang (bitbang.v:54)
process (clk) is
begin
if rising_edge(clk) then
if serial_control = X"fab1" then
active_Reg <= '1';
end if;
if serial_control = X"fab0" then
active_Reg <= '0';
end if;
end if;
end process;
end architecture;
|
