1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: ch_19_tkfifo.vhd,v 1.3 2001-10-26 16:29:36 paw Exp $
-- $Revision: 1.3 $
--
-- ---------------------------------------------------------------------
library qsim;
package token_fifo_adt is
alias element_type is qsim.qsim_types.token_type;
type fifo_record;
type fifo_type is access fifo_record;
function new_fifo return fifo_type;
procedure test_empty ( variable fifo : in fifo_type;
variable is_empty : out boolean );
procedure insert ( fifo : inout fifo_type;
element : in element_type );
procedure remove ( fifo : inout fifo_type;
element : out element_type );
-- private types
type fifo_entry_record;
type fifo_entry is access fifo_entry_record;
type fifo_entry_record is record
next_entry : fifo_entry;
element : element_type;
end record;
type fifo_record is record
head_entry, tail_entry : fifo_entry;
end record;
end package token_fifo_adt;
|
