File: gate-XOR.mcl

package info (click to toggle)
golly 2.3-1
  • links: PTS
  • area: main
  • in suites: wheezy
  • size: 10,080 kB
  • sloc: cpp: 41,951; python: 6,339; sh: 3,912; perl: 1,172; java: 49; makefile: 47
file content (23 lines) | stat: -rw-r--r-- 773 bytes parent folder | download | duplicates (7)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
#MCell 4.00
#GAME Rules table
#GOLLY WireWorld
#RULE 1,0,0,0,0,0,0,0,0,0,0,0,0,2,2,2,2,2,2,2,2,2,0,3,3,3,3,3,3,3,3,3,
#RULE 0,3,1,1,3,3,3,3,3,3
#BOARD 60x60
#SPEED 100
#WRAP 0
#CCOLORS 4
#PALETTE 8 colors
#D XOR (EXCLUSIVE OR)
#D 
#D A signal from top or bottom (not both) will cause a signal to leave at right.
#D No signal will pass through from top to bottom or vice versa.
#D 
#D As a circuit element it is not much used in design, but it has a theoretical
#D importance with respect to minimal collections of gates from which all
#D others can be derived. For example, NANDs by themselves are sufficient
#D for the purpose. 
#D 
#D Harold V. McIntosh
#L .A$.C$.C$.C$4C$C.10C$4C$.C$.C$.C$.C3$.C$.C$.C$.C$4C$C.10C$4C$.C$.C$.C$
#L .A3$.A$.C$.C$.C$4C$C.10C$4C$.C$.C$.C$.A