1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341
|
/* Copyright (c) 1995-2003 Pragmatic C Software Corp. */
/*
* print out all drives and loads for wire and regs
*
* this shows the advantage of type information carrying handles - values
* can be printed without knowing much about Verilog constructs
*/
#include <stdio.h>
#include <string.h>
#include "vpi_user.h"
#include "cv_vpi_user.h"
int (*iproc_rtn)();
/* local function prototypes */
static void process_inst(vpiHandle);
static void prt_1iter_drvlds(vpiHandle, vpiHandle);
static void prt_iter(vpiHandle, vpiHandle);
static void prt_1task_drvlds(vpiHandle);
/* global function prototypes */
extern int my_prt_vchg();
extern int prt_drvlds(vpiHandle);
extern int my_error_handler(struct t_cb_data *);
extern void register_scan_cb(void);
/*
* routine to get and zero all delays in design
*/
int process_all_insts(struct t_cb_data *cbp)
{
int isiz;
vpiHandle topiter, topiref;
/* build the iterator for each module */
topiter = vpi_iterate(vpiModule, NULL);
isiz = vpi_get(vpiSize, topiter);
vpi_printf(" There are %d top level modules.\n", isiz);
for (;;)
{
if ((topiref = vpi_scan(topiter)) == NULL) break;
process_inst(topiref);
}
vpi_printf(" >>> All instances processed - continuing with simulation.\n");
return(0);
}
/*
* process one instance and recursively process all under instances
* processing is top down depth first
*/
static void process_inst(vpiHandle up_ihref)
{
int isiz;
vpiHandle iter, ihref;
iproc_rtn(up_ihref);
if ((iter = vpi_iterate(vpiModule, up_ihref)) == NULL) return;
isiz = vpi_get(vpiSize, iter);
vpi_printf(" There are %d instances in %s.\n", isiz,
vpi_get_str(vpiFullName, up_ihref));
for (;;)
{
if ((ihref = vpi_scan(iter)) == NULL) break;
process_inst(ihref);
}
}
/*
* print the loads and drivers for all nets in instance ihref
*/
int prt_drvlds(vpiHandle ihref)
{
vpiHandle iter, thref;
/* first all instance regs, wires, and variables */
iter = vpi_iterate(vpiNet, ihref);
if (iter != NULL) prt_1iter_drvlds(iter, ihref);
iter = vpi_iterate(vpiReg, ihref);
if (iter != NULL) prt_1iter_drvlds(iter, ihref);
iter = vpi_iterate(vpiVariables, ihref);
if (iter != NULL) prt_1iter_drvlds(iter, ihref);
/* also monitor in scopes */
iter = vpi_iterate(vpiInternalScope, ihref);
for (;;)
{
if ((thref = vpi_scan(iter)) == NULL) break;
prt_1task_drvlds(thref);
}
return(0);
}
/*
* print all loads and drivers for nets in one iterator
*/
static void prt_1iter_drvlds(vpiHandle iter, vpiHandle ihref)
{
register int bi;
int ntyp;
vpiHandle href, bref, bititer, lditer, drviter, ndxref;
s_vpi_value tmpval;
for (;;)
{
if ((href = vpi_scan(iter)) == NULL) break;
/* can not pass real variable to load/driver iterator or will get err */
/* bits selects form real illegal in Verilog */
if ((ntyp = vpi_get(vpiType, href)) == vpiRealVar) continue;
/* for this test ignore scalars */
if (vpi_get(vpiScalar, href)) continue;
/* should never be nil */
if ((bititer = vpi_iterate(vpiBit, href)) == NULL) continue;
for (;;)
{
if ((bref = vpi_scan(bititer)) == NULL) break;
ndxref = vpi_handle(vpiIndex, bref);
tmpval.format = vpiIntVal;
/* need to evalate expr. even though since from iter know constant */
vpi_get_value(ndxref, &tmpval);
bi = tmpval.value.integer;
/* print the drives and loads for 1 net */
vpi_printf("... printing drivers and loads for %s[%d]:\n",
vpi_get_str(vpiFullName, bref), bi);
lditer = vpi_iterate(vpiLocalLoad, bref);
if (lditer != NULL)
{
vpi_printf(" Loads:\n");
prt_iter(lditer, ihref);
}
/* regs can only have loads because in Cver force/assign properties */
/* not drivers */
if (ntyp != vpiNetBit) continue;
drviter = vpi_iterate(vpiLocalDriver, bref);
if (drviter != NULL)
{
vpi_printf(" Drivers:\n");
prt_iter(drviter, ihref);
}
lditer = vpi_iterate(vpiPathTerm, bref);
if (lditer != NULL)
{
vpi_printf(" Path terminals:\n");
prt_iter(lditer, ihref);
}
lditer = vpi_iterate(vpiTchkTerm, bref);
if (lditer != NULL)
{
vpi_printf(" Timing check terminals:\n");
prt_iter(lditer, ihref);
}
}
}
}
/*
* print contents of one iterator (any? non NULL)
*/
static void prt_iter(vpiHandle iter, vpiHandle ihref)
{
int htyp;
vpiHandle href, portihref;
char *chp, s1[1025];
for (;;)
{
if ((href = vpi_scan(iter)) == NULL) break;
htyp = vpi_get(vpiType, href);
/* must handle port as special case because can be module port */
/* or up instance port connection */
if (htyp == vpiModPathIn || htyp == vpiModPathOut) strcpy(s1, "**NONE(0)");
else
{
if ((chp = vpi_get_str(vpiFile, href)) == NULL)
strcpy(s1, "**NONE(0)");
else sprintf(s1, "**%s(%d)", chp, vpi_get(vpiLineNo, href));
}
if (htyp == vpiPort)
{
/* if ld/drv net in same instance as port then module port */
/* else up instance connection */
portihref = vpi_handle(vpiModule, href);
if (vpi_compare_objects(ihref, portihref))
{
vpi_printf(" Port (vpiLowConn) object at %s\n", s1);
}
else
{
sprintf(s1, "**%s(%d)", vpi_get_str(vpiFile, portihref),
vpi_get(vpiLineNo, portihref));
vpi_printf(" Port (vpiHighConn) object at %s\n", s1);
}
}
else vpi_printf(" %s object at %s\n", vpi_get_str(vpiType, href), s1);
}
}
/*
* print the drivers and loads for one task (should be no drivers?)
*
* drive and load print iterator routines passed nil instance context
* because only needed for ports that are impossible in tasks
*/
static void prt_1task_drvlds(vpiHandle thref)
{
vpiHandle iter;
iter = vpi_iterate(vpiReg, NULL);
if (iter != NULL) prt_1iter_drvlds(iter, NULL);
iter = vpi_iterate(vpiVariables, thref);
if (iter != NULL) prt_1iter_drvlds(iter, NULL);
/* include all contained named blocks */
iter = vpi_iterate(vpiInternalScope, thref);
for (;;)
{
if ((thref = vpi_scan(iter)) == NULL) break;
prt_1task_drvlds(thref);
}
}
/*
* routine to build an error indication string
*/
int my_error_handler(struct t_cb_data *cbp)
{
struct t_vpi_error_info einfotab;
struct t_vpi_error_info *einfop;
char s1[128];
einfop = &einfotab;
vpi_chk_error(einfop);
if (einfop->state == vpiCompile) strcpy(s1, "vpiCompile");
else if (einfop->state == vpiPLI) strcpy(s1, "vpiPLI");
else if (einfop->state == vpiRun) strcpy(s1, "vpiRun");
else strcpy(s1, "**unknown**");
vpi_printf("**ERR(%s) %s (level %d) at **%s(%d):\n %s\n",
einfop->code, s1, einfop->level, einfop->file, einfop->line,
einfop->message);
/* if serious error give up */
if (einfop->level == vpiError || einfop->level == vpiSystem
|| einfop->level == vpiInternal)
{
vpi_printf("**FATAL: encountered error - giving up\n");
vpi_sim_control(vpiFinish, 0);
}
return(0);
}
/* Template functin table for added user systf tasks and functions.
See file vpi_user.h for structure definition
Note only vpi_register_systf and vpi_ or tf_ utility routines that
do not access the simulation data base may be called from these routines
*/
/* all routines are called to register cbs */
/* called just after all PLI 1.0 tf_ veriusertfs table routines are set up */
/* before source is read */
void (*vlog_startup_routines[]) () =
{
register_scan_cb,
0
};
/* routine to do the systf registering - probably should go in other file */
/* usually only vpi_ PLI 2.0 systf or cb registering is done here */
/*
* register the start of sim scan call back and set up error handling
*
* notice making version of Cver that prints some stuff to start but
* is a normal Cver
*
* since handle not save (passed back?), no way to find out cb info
*/
void register_scan_cb(void)
{
vpiHandle href, href2;
struct t_cb_data *ecbp, *cbp;
struct t_cb_data cbrec;
/* notice cb records must be in global storage */
ecbp = &cbrec;
ecbp->reason = cbPLIError;
ecbp->cb_rtn = my_error_handler;
ecbp->obj = NULL;
ecbp->time = NULL;
ecbp->value = NULL;
ecbp->user_data = NULL;
/* probably should check for error here */
if ((href = vpi_register_cb(ecbp)) == NULL)
vpi_printf("**ERR: PLI 2.0 can not register error handler callback.\n");
cbp = &cbrec;
cbp->reason = cbStartOfSimulation;
cbp->cb_rtn = process_all_insts;
cbp->obj = NULL;
cbp->time = NULL;
cbp->value = NULL;
cbp->user_data = NULL;
/* probably should check for error here */
if ((href2 = vpi_register_cb(cbp)) == NULL)
vpi_printf(
"**ERR: PLI 2.0 can not register start of sim setup callback.\n");
/* if not registered will be no call backs */
/* set the processing routine */
iproc_rtn = prt_drvlds;
}
/* dummy +loadvpi= boostrap routine - mimics old style exec all routines */
/* in standard PLI vlog_startup_routines table */
void vpi_compat_bootstrap(void)
{
int i;
for (i = 0;; i++)
{
if (vlog_startup_routines[i] == NULL) break;
vlog_startup_routines[i]();
}
}
|