1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
|
LIST
;==========================================================================
; Build date : Oct 21 2015
; MPASM PIC18F4431 processor include
;
; (c) Copyright 1999-2015 Microchip Technology, All rights reserved
;==========================================================================
NOLIST
;==========================================================================
; This header file defines configurations, registers, and other useful
; bits of information for the PIC18F4431 microcontroller. These names
; are taken to match the data sheets as closely as possible.
;
; Note that the processor must be selected before this file is included.
; The processor may be selected the following ways:
;
; 1. Command line switch:
; C:\MPASM MYFILE.ASM /PIC18F4431
; 2. LIST directive in the source file
; LIST P=PIC18F4431
; 3. Processor Type entry in the MPASM full-screen interface
; 4. Setting the processor in the MPLAB Project Dialog
;==========================================================================
;==========================================================================
;
; Verify Processor
;
;==========================================================================
IFNDEF __18F4431
MESSG "Processor-header file mismatch. Verify selected processor."
ENDIF
;==========================================================================
; 18xxxx Family EQUates
;==========================================================================
FSR0 EQU 0
FSR1 EQU 1
FSR2 EQU 2
FAST EQU 1
W EQU 0
A EQU 0
ACCESS EQU 0
BANKED EQU 1
;==========================================================================
;==========================================================================
; 16Cxxx/17Cxxx Substitutions
;==========================================================================
#define DDRA TRISA ; PIC17Cxxx SFR substitution
#define DDRB TRISB ; PIC17Cxxx SFR substitution
#define DDRC TRISC ; PIC17Cxxx SFR substitution
#define DDRD TRISD ; PIC17Cxxx SFR substitution
#define DDRE TRISE ; PIC17Cxxx SFR substitution
;==========================================================================
;
; Register Definitions
;
;==========================================================================
;----- Register Files -----------------------------------------------------
DFLTCON EQU H'0F60'
CAP3CON EQU H'0F61'
CAP2CON EQU H'0F62'
CAP1CON EQU H'0F63'
CAP3BUFL EQU H'0F64'
MAXCNTL EQU H'0F64'
CAP3BUFH EQU H'0F65'
MAXCNTH EQU H'0F65'
CAP2BUFL EQU H'0F66'
POSCNTL EQU H'0F66'
CAP2BUFH EQU H'0F67'
POSCNTH EQU H'0F67'
CAP1BUFL EQU H'0F68'
VELRL EQU H'0F68'
CAP1BUFH EQU H'0F69'
VELRH EQU H'0F69'
OVDCONS EQU H'0F6A'
OVDCOND EQU H'0F6B'
FLTCONFIG EQU H'0F6C'
DTCON EQU H'0F6D'
PWMCON1 EQU H'0F6E'
PWMCON0 EQU H'0F6F'
SEVTCMPH EQU H'0F70'
SEVTCMPL EQU H'0F71'
PDC3H EQU H'0F72'
PDC3L EQU H'0F73'
PDC2H EQU H'0F74'
PDC2L EQU H'0F75'
PDC1H EQU H'0F76'
PDC1L EQU H'0F77'
PDC0H EQU H'0F78'
PDC0L EQU H'0F79'
PTPERH EQU H'0F7A'
PTPERL EQU H'0F7B'
PTMRH EQU H'0F7C'
PTMRL EQU H'0F7D'
PTCON1 EQU H'0F7E'
PTCON0 EQU H'0F7F'
PORTA EQU H'0F80'
PORTB EQU H'0F81'
PORTC EQU H'0F82'
PORTD EQU H'0F83'
PORTE EQU H'0F84'
TMR5 EQU H'0F87'
TMR5L EQU H'0F87'
TMR5H EQU H'0F88'
LATA EQU H'0F89'
LATB EQU H'0F8A'
LATC EQU H'0F8B'
LATD EQU H'0F8C'
LATE EQU H'0F8D'
PR5 EQU H'0F90'
PR5L EQU H'0F90'
PR5H EQU H'0F91'
DDRA EQU H'0F92'
TRISA EQU H'0F92'
DDRB EQU H'0F93'
TRISB EQU H'0F93'
DDRC EQU H'0F94'
TRISC EQU H'0F94'
DDRD EQU H'0F95'
TRISD EQU H'0F95'
DDRE EQU H'0F96'
TRISE EQU H'0F96'
ADCHS EQU H'0F99'
ADCON3 EQU H'0F9A'
OSCTUNE EQU H'0F9B'
PIE1 EQU H'0F9D'
PIR1 EQU H'0F9E'
IPR1 EQU H'0F9F'
PIE2 EQU H'0FA0'
PIR2 EQU H'0FA1'
IPR2 EQU H'0FA2'
PIE3 EQU H'0FA3'
PIR3 EQU H'0FA4'
IPR3 EQU H'0FA5'
EECON1 EQU H'0FA6'
EECON2 EQU H'0FA7'
EEDATA EQU H'0FA8'
EEADR EQU H'0FA9'
BAUDCON EQU H'0FAA'
BAUDCTL EQU H'0FAA'
RCSTA EQU H'0FAB'
TXSTA EQU H'0FAC'
TXREG EQU H'0FAD'
RCREG EQU H'0FAE'
SPBRG EQU H'0FAF'
SPBRGH EQU H'0FB0'
QEICON EQU H'0FB6'
T5CON EQU H'0FB7'
ANSEL0 EQU H'0FB8'
ANSEL1 EQU H'0FB9'
CCP2CON EQU H'0FBA'
CCPR2 EQU H'0FBB'
CCPR2L EQU H'0FBB'
CCPR2H EQU H'0FBC'
CCP1CON EQU H'0FBD'
CCPR1 EQU H'0FBE'
CCPR1L EQU H'0FBE'
CCPR1H EQU H'0FBF'
ADCON2 EQU H'0FC0'
ADCON1 EQU H'0FC1'
ADCON0 EQU H'0FC2'
ADRES EQU H'0FC3'
ADRESL EQU H'0FC3'
ADRESH EQU H'0FC4'
SSPCON EQU H'0FC6'
SSPSTAT EQU H'0FC7'
SSPADD EQU H'0FC8'
SSPBUF EQU H'0FC9'
T2CON EQU H'0FCA'
PR2 EQU H'0FCB'
TMR2 EQU H'0FCC'
T1CON EQU H'0FCD'
TMR1 EQU H'0FCE'
TMR1L EQU H'0FCE'
TMR1H EQU H'0FCF'
RCON EQU H'0FD0'
WDTCON EQU H'0FD1'
LVDCON EQU H'0FD2'
OSCCON EQU H'0FD3'
T0CON EQU H'0FD5'
TMR0 EQU H'0FD6'
TMR0L EQU H'0FD6'
TMR0H EQU H'0FD7'
STATUS EQU H'0FD8'
FSR2L EQU H'0FD9'
FSR2H EQU H'0FDA'
PLUSW2 EQU H'0FDB'
PREINC2 EQU H'0FDC'
POSTDEC2 EQU H'0FDD'
POSTINC2 EQU H'0FDE'
INDF2 EQU H'0FDF'
BSR EQU H'0FE0'
FSR1L EQU H'0FE1'
FSR1H EQU H'0FE2'
PLUSW1 EQU H'0FE3'
PREINC1 EQU H'0FE4'
POSTDEC1 EQU H'0FE5'
POSTINC1 EQU H'0FE6'
INDF1 EQU H'0FE7'
WREG EQU H'0FE8'
FSR0L EQU H'0FE9'
FSR0H EQU H'0FEA'
PLUSW0 EQU H'0FEB'
PREINC0 EQU H'0FEC'
POSTDEC0 EQU H'0FED'
POSTINC0 EQU H'0FEE'
INDF0 EQU H'0FEF'
INTCON3 EQU H'0FF0'
INTCON2 EQU H'0FF1'
INTCON EQU H'0FF2'
PROD EQU H'0FF3'
PRODL EQU H'0FF3'
PRODH EQU H'0FF4'
TABLAT EQU H'0FF5'
TBLPTR EQU H'0FF6'
TBLPTRL EQU H'0FF6'
TBLPTRH EQU H'0FF7'
TBLPTRU EQU H'0FF8'
PC EQU H'0FF9'
PCL EQU H'0FF9'
PCLATH EQU H'0FFA'
PCLATU EQU H'0FFB'
STKPTR EQU H'0FFC'
TOS EQU H'0FFD'
TOSL EQU H'0FFD'
TOSH EQU H'0FFE'
TOSU EQU H'0FFF'
;----- DFLTCON Bits -----------------------------------------------------
FLT1EN EQU H'0003'
FLT2EN EQU H'0004'
FLT3EN EQU H'0005'
FLT4EN EQU H'0006'
FLTCK0 EQU H'0000'
FLTCK1 EQU H'0001'
FLTCK2 EQU H'0002'
;----- CAP3CON Bits -----------------------------------------------------
CAP3TMR EQU H'0005'
CAP3REN EQU H'0006'
CAP3M0 EQU H'0000'
CAP3M1 EQU H'0001'
CAP3M2 EQU H'0002'
CAP3M3 EQU H'0003'
;----- CAP2CON Bits -----------------------------------------------------
CAP2TMR EQU H'0005'
CAP2REN EQU H'0006'
CAP2M0 EQU H'0000'
CAP2M1 EQU H'0001'
CAP2M2 EQU H'0002'
CAP2M3 EQU H'0003'
;----- CAP1CON Bits -----------------------------------------------------
CAP1TMR EQU H'0005'
CAP1REN EQU H'0006'
CAP1M0 EQU H'0000'
CAP1M1 EQU H'0001'
CAP1M2 EQU H'0002'
CAP1M3 EQU H'0003'
;----- OVDCONS Bits -----------------------------------------------------
POUT0 EQU H'0000'
POUT1 EQU H'0001'
POUT2 EQU H'0002'
POUT3 EQU H'0003'
POUT4 EQU H'0004'
POUT5 EQU H'0005'
POUT6 EQU H'0006'
POUT7 EQU H'0007'
;----- OVDCOND Bits -----------------------------------------------------
POVD0 EQU H'0000'
POVD1 EQU H'0001'
POVD2 EQU H'0002'
POVD3 EQU H'0003'
POVD4 EQU H'0004'
POVD5 EQU H'0005'
POVD6 EQU H'0006'
POVD7 EQU H'0007'
;----- FLTCONFIG Bits -----------------------------------------------------
FLTAEN EQU H'0000'
FLTAMOD EQU H'0001'
FLTAS EQU H'0002'
FLTCON EQU H'0003'
FLTBEN EQU H'0004'
FLTBMOD EQU H'0005'
FLTBS EQU H'0006'
BRFEN EQU H'0007'
;----- DTCON Bits -----------------------------------------------------
DT0 EQU H'0000'
DT1 EQU H'0001'
DT2 EQU H'0002'
DT3 EQU H'0003'
DT4 EQU H'0004'
DT5 EQU H'0005'
DTPS0 EQU H'0006'
DTPS1 EQU H'0007'
DTA0 EQU H'0000'
DTA1 EQU H'0001'
DTA2 EQU H'0002'
DTA3 EQU H'0003'
DTA4 EQU H'0004'
DTA5 EQU H'0005'
DTAPS0 EQU H'0006'
DTAPS1 EQU H'0007'
;----- PWMCON1 Bits -----------------------------------------------------
OSYNC EQU H'0000'
UDIS EQU H'0001'
SEVTDIR EQU H'0003'
SEVOPS0 EQU H'0004'
SEVOPS1 EQU H'0005'
SEVOPS2 EQU H'0006'
SEVOPS3 EQU H'0007'
;----- PWMCON0 Bits -----------------------------------------------------
PMOD0 EQU H'0000'
PMOD1 EQU H'0001'
PMOD2 EQU H'0002'
PMOD3 EQU H'0003'
PWMEN0 EQU H'0004'
PWMEN1 EQU H'0005'
PWMEN2 EQU H'0006'
;----- PTCON1 Bits -----------------------------------------------------
PTDIR EQU H'0006'
PTEN EQU H'0007'
;----- PTCON0 Bits -----------------------------------------------------
PTMOD0 EQU H'0000'
PTMOD1 EQU H'0001'
PTCKPS0 EQU H'0002'
PTCKPS1 EQU H'0003'
PTOPS0 EQU H'0004'
PTOPS1 EQU H'0005'
PTOPS2 EQU H'0006'
PTOPS3 EQU H'0007'
;----- PORTA Bits -----------------------------------------------------
RA0 EQU H'0000'
RA1 EQU H'0001'
RA2 EQU H'0002'
RA3 EQU H'0003'
RA4 EQU H'0004'
RA5 EQU H'0005'
RA6 EQU H'0006'
RA7 EQU H'0007'
AN0 EQU H'0000'
AN1 EQU H'0001'
AN2 EQU H'0002'
AN3 EQU H'0003'
AN4 EQU H'0004'
AN5 EQU H'0005'
OSC2 EQU H'0006'
OSC1 EQU H'0007'
VREFM EQU H'0002'
VREFP EQU H'0003'
LVDIN EQU H'0005'
CLKO EQU H'0006'
CLKI EQU H'0007'
;----- PORTB Bits -----------------------------------------------------
RB0 EQU H'0000'
RB1 EQU H'0001'
RB2 EQU H'0002'
RB3 EQU H'0003'
RB4 EQU H'0004'
RB5 EQU H'0005'
RB6 EQU H'0006'
RB7 EQU H'0007'
;----- PORTC Bits -----------------------------------------------------
RC0 EQU H'0000'
RC1 EQU H'0001'
RC2 EQU H'0002'
RC3 EQU H'0003'
RC4 EQU H'0004'
RC5 EQU H'0005'
RC6 EQU H'0006'
RC7 EQU H'0007'
T1OSO EQU H'0000'
T1OSI EQU H'0001'
CCP1 EQU H'0002'
INT0 EQU H'0003'
INT1 EQU H'0004'
INT2 EQU H'0005'
TX EQU H'0006'
RX EQU H'0007'
T13CKI EQU H'0000'
CCP2 EQU H'0001'
T0CKI EQU H'0003'
SDA EQU H'0004'
SCK EQU H'0005'
CK EQU H'0006'
; DT is a reserved word
; DT EQU H'0007'
NOT_FLTA EQU H'0001'
NOT_FLTB EQU H'0002'
T5CKI EQU H'0003'
SDI EQU H'0004'
SCL EQU H'0005'
NOT_SS EQU H'0006'
SDO EQU H'0007'
FLTA EQU H'0001'
FLTB EQU H'0002'
SS EQU H'0006'
;----- PORTD Bits -----------------------------------------------------
RD0 EQU H'0000'
RD1 EQU H'0001'
RD2 EQU H'0002'
RD3 EQU H'0003'
RD4 EQU H'0004'
RD5 EQU H'0005'
RD6 EQU H'0006'
RD7 EQU H'0007'
;----- PORTE Bits -----------------------------------------------------
RE0 EQU H'0000'
RE1 EQU H'0001'
RE2 EQU H'0002'
RE3 EQU H'0003'
NOT_MCLR EQU H'0003'
MCLR EQU H'0003'
;----- LATA Bits -----------------------------------------------------
LATA0 EQU H'0000'
LATA1 EQU H'0001'
LATA2 EQU H'0002'
LATA3 EQU H'0003'
LATA4 EQU H'0004'
LATA5 EQU H'0005'
LATA6 EQU H'0006'
LATA7 EQU H'0007'
;----- LATB Bits -----------------------------------------------------
LATB0 EQU H'0000'
LATB1 EQU H'0001'
LATB2 EQU H'0002'
LATB3 EQU H'0003'
LATB4 EQU H'0004'
LATB5 EQU H'0005'
LATB6 EQU H'0006'
LATB7 EQU H'0007'
;----- LATC Bits -----------------------------------------------------
LATC0 EQU H'0000'
LATC1 EQU H'0001'
LATC2 EQU H'0002'
LATC3 EQU H'0003'
LATC4 EQU H'0004'
LATC5 EQU H'0005'
LATC6 EQU H'0006'
LATC7 EQU H'0007'
;----- LATD Bits -----------------------------------------------------
LATD0 EQU H'0000'
LATD1 EQU H'0001'
LATD2 EQU H'0002'
LATD3 EQU H'0003'
LATD4 EQU H'0004'
LATD5 EQU H'0005'
LATD6 EQU H'0006'
LATD7 EQU H'0007'
;----- LATE Bits -----------------------------------------------------
LATE0 EQU H'0000'
LATE1 EQU H'0001'
LATE2 EQU H'0002'
;----- DDRA Bits -----------------------------------------------------
TRISA0 EQU H'0000'
TRISA1 EQU H'0001'
TRISA2 EQU H'0002'
TRISA3 EQU H'0003'
TRISA4 EQU H'0004'
TRISA5 EQU H'0005'
TRISA6 EQU H'0006'
TRISA7 EQU H'0007'
RA0 EQU H'0000'
RA1 EQU H'0001'
RA2 EQU H'0002'
RA3 EQU H'0003'
RA4 EQU H'0004'
RA5 EQU H'0005'
RA6 EQU H'0006'
RA7 EQU H'0007'
;----- TRISA Bits -----------------------------------------------------
TRISA0 EQU H'0000'
TRISA1 EQU H'0001'
TRISA2 EQU H'0002'
TRISA3 EQU H'0003'
TRISA4 EQU H'0004'
TRISA5 EQU H'0005'
TRISA6 EQU H'0006'
TRISA7 EQU H'0007'
RA0 EQU H'0000'
RA1 EQU H'0001'
RA2 EQU H'0002'
RA3 EQU H'0003'
RA4 EQU H'0004'
RA5 EQU H'0005'
RA6 EQU H'0006'
RA7 EQU H'0007'
;----- DDRB Bits -----------------------------------------------------
TRISB0 EQU H'0000'
TRISB1 EQU H'0001'
TRISB2 EQU H'0002'
TRISB3 EQU H'0003'
TRISB4 EQU H'0004'
TRISB5 EQU H'0005'
TRISB6 EQU H'0006'
TRISB7 EQU H'0007'
RB0 EQU H'0000'
RB1 EQU H'0001'
RB2 EQU H'0002'
RB3 EQU H'0003'
RB4 EQU H'0004'
RB5 EQU H'0005'
RB6 EQU H'0006'
RB7 EQU H'0007'
;----- TRISB Bits -----------------------------------------------------
TRISB0 EQU H'0000'
TRISB1 EQU H'0001'
TRISB2 EQU H'0002'
TRISB3 EQU H'0003'
TRISB4 EQU H'0004'
TRISB5 EQU H'0005'
TRISB6 EQU H'0006'
TRISB7 EQU H'0007'
RB0 EQU H'0000'
RB1 EQU H'0001'
RB2 EQU H'0002'
RB3 EQU H'0003'
RB4 EQU H'0004'
RB5 EQU H'0005'
RB6 EQU H'0006'
RB7 EQU H'0007'
;----- DDRC Bits -----------------------------------------------------
TRISC0 EQU H'0000'
TRISC1 EQU H'0001'
TRISC2 EQU H'0002'
TRISC3 EQU H'0003'
TRISC4 EQU H'0004'
TRISC5 EQU H'0005'
TRISC6 EQU H'0006'
TRISC7 EQU H'0007'
RC0 EQU H'0000'
RC1 EQU H'0001'
RC2 EQU H'0002'
RC3 EQU H'0003'
RC4 EQU H'0004'
RC5 EQU H'0005'
RC6 EQU H'0006'
RC7 EQU H'0007'
;----- TRISC Bits -----------------------------------------------------
TRISC0 EQU H'0000'
TRISC1 EQU H'0001'
TRISC2 EQU H'0002'
TRISC3 EQU H'0003'
TRISC4 EQU H'0004'
TRISC5 EQU H'0005'
TRISC6 EQU H'0006'
TRISC7 EQU H'0007'
RC0 EQU H'0000'
RC1 EQU H'0001'
RC2 EQU H'0002'
RC3 EQU H'0003'
RC4 EQU H'0004'
RC5 EQU H'0005'
RC6 EQU H'0006'
RC7 EQU H'0007'
;----- DDRD Bits -----------------------------------------------------
TRISD0 EQU H'0000'
TRISD1 EQU H'0001'
TRISD2 EQU H'0002'
TRISD3 EQU H'0003'
TRISD4 EQU H'0004'
TRISD5 EQU H'0005'
TRISD6 EQU H'0006'
TRISD7 EQU H'0007'
RD0 EQU H'0000'
RD1 EQU H'0001'
RD2 EQU H'0002'
RD3 EQU H'0003'
RD4 EQU H'0004'
RD5 EQU H'0005'
RD6 EQU H'0006'
RD7 EQU H'0007'
;----- TRISD Bits -----------------------------------------------------
TRISD0 EQU H'0000'
TRISD1 EQU H'0001'
TRISD2 EQU H'0002'
TRISD3 EQU H'0003'
TRISD4 EQU H'0004'
TRISD5 EQU H'0005'
TRISD6 EQU H'0006'
TRISD7 EQU H'0007'
RD0 EQU H'0000'
RD1 EQU H'0001'
RD2 EQU H'0002'
RD3 EQU H'0003'
RD4 EQU H'0004'
RD5 EQU H'0005'
RD6 EQU H'0006'
RD7 EQU H'0007'
;----- DDRE Bits -----------------------------------------------------
TRISE0 EQU H'0000'
TRISE1 EQU H'0001'
TRISE2 EQU H'0002'
RE0 EQU H'0000'
RE1 EQU H'0001'
RE2 EQU H'0002'
;----- TRISE Bits -----------------------------------------------------
TRISE0 EQU H'0000'
TRISE1 EQU H'0001'
TRISE2 EQU H'0002'
RE0 EQU H'0000'
RE1 EQU H'0001'
RE2 EQU H'0002'
;----- ADCHS Bits -----------------------------------------------------
GASEL0 EQU H'0000'
GASEL1 EQU H'0001'
GCSEL0 EQU H'0002'
GCSEL1 EQU H'0003'
GBSEL0 EQU H'0004'
GBSEL1 EQU H'0005'
GDSEL0 EQU H'0006'
GDSEL1 EQU H'0007'
SASEL0 EQU H'0000'
SASEL1 EQU H'0001'
SCSEL0 EQU H'0002'
SCSEL1 EQU H'0003'
SBSEL0 EQU H'0004'
SBSEL1 EQU H'0005'
SDSEL0 EQU H'0006'
SDSEL1 EQU H'0007'
;----- ADCON3 Bits -----------------------------------------------------
SSRC0 EQU H'0000'
SSRC1 EQU H'0001'
SSRC2 EQU H'0002'
SSRC3 EQU H'0003'
SSRC4 EQU H'0004'
ADRS0 EQU H'0006'
ADRS1 EQU H'0007'
;----- OSCTUNE Bits -----------------------------------------------------
TUN0 EQU H'0000'
TUN1 EQU H'0001'
TUN2 EQU H'0002'
TUN3 EQU H'0003'
TUN4 EQU H'0004'
TUN5 EQU H'0005'
;----- PIE1 Bits -----------------------------------------------------
TMR1IE EQU H'0000'
TMR2IE EQU H'0001'
CCP1IE EQU H'0002'
SSPIE EQU H'0003'
TXIE EQU H'0004'
RCIE EQU H'0005'
ADIE EQU H'0006'
TBIE EQU H'0004'
;----- PIR1 Bits -----------------------------------------------------
TMR1IF EQU H'0000'
TMR2IF EQU H'0001'
CCP1IF EQU H'0002'
SSPIF EQU H'0003'
TXIF EQU H'0004'
RCIF EQU H'0005'
ADIF EQU H'0006'
TBIF EQU H'0004'
;----- IPR1 Bits -----------------------------------------------------
TMR1IP EQU H'0000'
TMR2IP EQU H'0001'
CCP1IP EQU H'0002'
SSPIP EQU H'0003'
TXIP EQU H'0004'
RCIP EQU H'0005'
ADIP EQU H'0006'
TBIP EQU H'0004'
;----- PIE2 Bits -----------------------------------------------------
CCP2IE EQU H'0000'
LVDIE EQU H'0002'
EEIE EQU H'0004'
OSFIE EQU H'0007'
;----- PIR2 Bits -----------------------------------------------------
CCP2IF EQU H'0000'
LVDIF EQU H'0002'
EEIF EQU H'0004'
OSFIF EQU H'0007'
;----- IPR2 Bits -----------------------------------------------------
CCP2IP EQU H'0000'
LVDIP EQU H'0002'
EEIP EQU H'0004'
OSFIP EQU H'0007'
;----- PIE3 Bits -----------------------------------------------------
TMR5IE EQU H'0000'
IC1IE EQU H'0001'
IC2QEIE EQU H'0002'
IC3DRIE EQU H'0003'
PTIE EQU H'0004'
;----- PIR3 Bits -----------------------------------------------------
TMR5IF EQU H'0000'
IC1IF EQU H'0001'
IC2QEIF EQU H'0002'
IC3DRIF EQU H'0003'
PTIF EQU H'0004'
;----- IPR3 Bits -----------------------------------------------------
TMR5IP EQU H'0000'
IC1IP EQU H'0001'
IC2QEIP EQU H'0002'
IC3DRIP EQU H'0003'
PTIP EQU H'0004'
;----- EECON1 Bits -----------------------------------------------------
RD EQU H'0000'
WR EQU H'0001'
WREN EQU H'0002'
WRERR EQU H'0003'
FREE EQU H'0004'
CFGS EQU H'0006'
EEPGD EQU H'0007'
;----- BAUDCON Bits -----------------------------------------------------
ABDEN EQU H'0000'
WUE EQU H'0001'
BRG16 EQU H'0003'
TXCKP EQU H'0004'
RXDTP EQU H'0005'
RCIDL EQU H'0006'
ABDOVF EQU H'0007'
SCKP EQU H'0004'
RCMT EQU H'0006'
;----- BAUDCTL Bits -----------------------------------------------------
ABDEN EQU H'0000'
WUE EQU H'0001'
BRG16 EQU H'0003'
TXCKP EQU H'0004'
RXDTP EQU H'0005'
RCIDL EQU H'0006'
ABDOVF EQU H'0007'
SCKP EQU H'0004'
RCMT EQU H'0006'
;----- RCSTA Bits -----------------------------------------------------
RX9D EQU H'0000'
OERR EQU H'0001'
FERR EQU H'0002'
ADDEN EQU H'0003'
CREN EQU H'0004'
SREN EQU H'0005'
RX9 EQU H'0006'
SPEN EQU H'0007'
ADEN EQU H'0003'
;----- TXSTA Bits -----------------------------------------------------
TX9D EQU H'0000'
TRMT EQU H'0001'
BRGH EQU H'0002'
SENDB EQU H'0003'
SYNC EQU H'0004'
TXEN EQU H'0005'
TX9 EQU H'0006'
CSRC EQU H'0007'
;----- QEICON Bits -----------------------------------------------------
UP_NOT_DOWN EQU H'0005'
QERR EQU H'0006'
NOT_VELM EQU H'0007'
PDEC0 EQU H'0000'
PDEC1 EQU H'0001'
QEIM0 EQU H'0002'
QEIM1 EQU H'0003'
QEIM2 EQU H'0004'
UP_DOWN EQU H'0005'
VELM EQU H'0007'
UP EQU H'0005'
DOWN EQU H'0005'
NOT_DOWN EQU H'0005'
UPDOWN EQU H'0005'
;----- T5CON Bits -----------------------------------------------------
TMR5ON EQU H'0000'
TMR5CS EQU H'0001'
NOT_T5SYNC EQU H'0002'
T5MOD EQU H'0005'
NOT_RESEN EQU H'0006'
T5SEN EQU H'0007'
T5SYNC EQU H'0002'
T5PS0 EQU H'0003'
T5PS1 EQU H'0004'
RESEN EQU H'0006'
;----- ANSEL0 Bits -----------------------------------------------------
ANS0 EQU H'0000'
ANS1 EQU H'0001'
ANS2 EQU H'0002'
ANS3 EQU H'0003'
ANS4 EQU H'0004'
ANS5 EQU H'0005'
ANS6 EQU H'0006'
ANS7 EQU H'0007'
;----- ANSEL1 Bits -----------------------------------------------------
ANS8 EQU H'0000'
;----- CCP2CON Bits -----------------------------------------------------
CCP2M0 EQU H'0000'
CCP2M1 EQU H'0001'
CCP2M2 EQU H'0002'
CCP2M3 EQU H'0003'
CCP2Y EQU H'0004'
CCP2X EQU H'0005'
DC2B0 EQU H'0004'
DC2B1 EQU H'0005'
;----- CCP1CON Bits -----------------------------------------------------
CCP1M0 EQU H'0000'
CCP1M1 EQU H'0001'
CCP1M2 EQU H'0002'
CCP1M3 EQU H'0003'
CCP1Y EQU H'0004'
CCP1X EQU H'0005'
DC1B0 EQU H'0004'
DC1B1 EQU H'0005'
;----- ADCON2 Bits -----------------------------------------------------
ADFM EQU H'0007'
ADCS0 EQU H'0000'
ADCS1 EQU H'0001'
ADCS2 EQU H'0002'
ACQT0 EQU H'0003'
ACQT1 EQU H'0004'
ACQT2 EQU H'0005'
ACQT3 EQU H'0006'
;----- ADCON1 Bits -----------------------------------------------------
BFOVFL EQU H'0002'
BFEMT EQU H'0003'
FIFOEN EQU H'0004'
ADPNT0 EQU H'0000'
ADPNT1 EQU H'0001'
VCFG0 EQU H'0006'
VCFG1 EQU H'0007'
FFOVFL EQU H'0002'
;----- ADCON0 Bits -----------------------------------------------------
ADON EQU H'0000'
GO_NOT_DONE EQU H'0001'
ACSCH EQU H'0004'
ACONV EQU H'0005'
GO_DONE EQU H'0001'
ACMOD0 EQU H'0002'
ACMOD1 EQU H'0003'
DONE EQU H'0001'
GO EQU H'0001'
NOT_DONE EQU H'0001'
GODONE EQU H'0001'
;----- SSPCON Bits -----------------------------------------------------
CKP EQU H'0004'
SSPEN EQU H'0005'
SSPOV EQU H'0006'
WCOL EQU H'0007'
SSPM0 EQU H'0000'
SSPM1 EQU H'0001'
SSPM2 EQU H'0002'
SSPM3 EQU H'0003'
;----- SSPSTAT Bits -----------------------------------------------------
BF EQU H'0000'
UA EQU H'0001'
R_NOT_W EQU H'0002'
S EQU H'0003'
P EQU H'0004'
D_NOT_A EQU H'0005'
CKE EQU H'0006'
SMP EQU H'0007'
R_W EQU H'0002'
D_A EQU H'0005'
NOT_W EQU H'0002'
NOT_A EQU H'0005'
NOT_WRITE EQU H'0002'
NOT_ADDRESS EQU H'0005'
READ_WRITE EQU H'0002'
DATA_ADDRESS EQU H'0005'
R EQU H'0002'
D EQU H'0005'
;----- T2CON Bits -----------------------------------------------------
TMR2ON EQU H'0002'
T2CKPS0 EQU H'0000'
T2CKPS1 EQU H'0001'
T2OUTPS0 EQU H'0003'
T2OUTPS1 EQU H'0004'
T2OUTPS2 EQU H'0005'
T2OUTPS3 EQU H'0006'
TOUTPS0 EQU H'0003'
TOUTPS1 EQU H'0004'
TOUTPS2 EQU H'0005'
TOUTPS3 EQU H'0006'
;----- T1CON Bits -----------------------------------------------------
TMR1ON EQU H'0000'
TMR1CS EQU H'0001'
NOT_T1SYNC EQU H'0002'
T1OSCEN EQU H'0003'
T1RUN EQU H'0006'
RD16 EQU H'0007'
T1SYNC EQU H'0002'
T1CKPS0 EQU H'0004'
T1CKPS1 EQU H'0005'
T1INSYNC EQU H'0002'
;----- RCON Bits -----------------------------------------------------
NOT_BOR EQU H'0000'
NOT_POR EQU H'0001'
NOT_PD EQU H'0002'
NOT_TO EQU H'0003'
NOT_RI EQU H'0004'
IPEN EQU H'0007'
BOR EQU H'0000'
POR EQU H'0001'
PD EQU H'0002'
TO EQU H'0003'
RI EQU H'0004'
NOT_IPEN EQU H'0007'
;----- WDTCON Bits -----------------------------------------------------
SWDTEN EQU H'0000'
WDTW EQU H'0007'
;----- LVDCON Bits -----------------------------------------------------
LVDEN EQU H'0004'
IRVST EQU H'0005'
LVDL0 EQU H'0000'
LVDL1 EQU H'0001'
LVDL2 EQU H'0002'
LVDL3 EQU H'0003'
IVRST EQU H'0005'
;----- OSCCON Bits -----------------------------------------------------
IOFS EQU H'0002'
OSTS EQU H'0003'
IDLEN EQU H'0007'
SCS0 EQU H'0000'
SCS1 EQU H'0001'
IRCF0 EQU H'0004'
IRCF1 EQU H'0005'
IRCF2 EQU H'0006'
FLTS EQU H'0002'
;----- T0CON Bits -----------------------------------------------------
PSA EQU H'0003'
T0SE EQU H'0004'
T0CS EQU H'0005'
T016BIT EQU H'0006'
TMR0ON EQU H'0007'
T0PS0 EQU H'0000'
T0PS1 EQU H'0001'
T0PS2 EQU H'0002'
T0PS3 EQU H'0003'
;----- STATUS Bits -----------------------------------------------------
C EQU H'0000'
DC EQU H'0001'
Z EQU H'0002'
OV EQU H'0003'
N EQU H'0004'
;----- INTCON3 Bits -----------------------------------------------------
INT1IF EQU H'0000'
INT2IF EQU H'0001'
INT1IE EQU H'0003'
INT2IE EQU H'0004'
INT1IP EQU H'0006'
INT2IP EQU H'0007'
INT1F EQU H'0000'
INT2F EQU H'0001'
INT1E EQU H'0003'
INT2E EQU H'0004'
INT1P EQU H'0006'
INT2P EQU H'0007'
;----- INTCON2 Bits -----------------------------------------------------
RBIP EQU H'0000'
TMR0IP EQU H'0002'
INTEDG2 EQU H'0004'
INTEDG1 EQU H'0005'
INTEDG0 EQU H'0006'
NOT_RBPU EQU H'0007'
T0IP EQU H'0002'
RBPU EQU H'0007'
;----- INTCON Bits -----------------------------------------------------
RBIF EQU H'0000'
INT0IF EQU H'0001'
TMR0IF EQU H'0002'
RBIE EQU H'0003'
INT0IE EQU H'0004'
TMR0IE EQU H'0005'
PEIE_GIEL EQU H'0006'
GIE_GIEH EQU H'0007'
INT0F EQU H'0001'
T0IF EQU H'0002'
INT0E EQU H'0004'
T0IE EQU H'0005'
PEIE EQU H'0006'
GIE EQU H'0007'
GIEL EQU H'0006'
GIEH EQU H'0007'
;----- STKPTR Bits -----------------------------------------------------
STKUNF EQU H'0006'
STKFUL EQU H'0007'
STKPTR0 EQU H'0000'
STKPTR1 EQU H'0001'
STKPTR2 EQU H'0002'
STKPTR3 EQU H'0003'
STKPTR4 EQU H'0004'
STKOVF EQU H'0007'
;==========================================================================
;
; RAM Definitions
;
;==========================================================================
__MAXRAM H'0FFF'
__BADRAM H'0300'-H'0F5F'
__BADRAM H'0F85'-H'0F86'
__BADRAM H'0F8E'-H'0F8F'
__BADRAM H'0F97'-H'0F98'
__BADRAM H'0F9C'
__BADRAM H'0FB1'-H'0FB5'
__BADRAM H'0FC5'
__BADRAM H'0FD4'
;==========================================================================
;
; IMPORTANT: For the PIC18 devices, the __CONFIG directive has been
; superseded by the CONFIG directive. The following settings
; are available for this device.
;
; Oscillator Selection bits:
; OSC = LP LP oscillator
; OSC = XT XT oscillator
; OSC = HS HS oscillator
; OSC = RC2 External RC oscillator, CLKO function on RA6
; OSC = EC EC oscillator, CLKO function on RA6
; OSC = ECIO EC oscillator, port function on RA6
; OSC = HSPLL HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)
; OSC = RCIO External RC oscillator, port function on RA6
; OSC = IRCIO Internal oscillator block, port function on RA6 and port function on RA7
; OSC = IRC Internal oscillator block, CLKO function on RA6 and port function on RA7
; OSC = RC1 101X External RC oscillator, CLKO function on RA6
; OSC = RC 11XX External RC oscillator, CLKO function on RA6
;
; Fail-Safe Clock Monitor Enable bit:
; FCMEN = OFF Fail-Safe Clock Monitor disabled
; FCMEN = ON Fail-Safe Clock Monitor enabled
;
; Internal External Oscillator Switchover bit:
; IESO = OFF Internal External Switchover mode disabled
; IESO = ON Internal External Switchover mode enabled
;
; Power-up Timer Enable bit:
; PWRTEN = ON PWRT enabled
; PWRTEN = OFF PWRT disabled
;
; Brown-out Reset Enable bits:
; BOREN = OFF Brown-out Reset disabled
; BOREN = ON Brown-out Reset enabled
;
; Brown Out Reset Voltage bits:
; BORV = 45 VBOR set to 4.5V
; BORV = 42 VBOR set to 4.2V
; BORV = 27 VBOR set to 2.7V
; BORV = 20 Reserved
;
; Watchdog Timer Enable bit:
; WDTEN = OFF WDT disabled (control is placed on the SWDTEN bit)
; WDTEN = ON WDT enabled
;
; Watchdog Timer Postscale Select bits:
; WDPS = 1 1:1
; WDPS = 2 1:2
; WDPS = 4 1:4
; WDPS = 8 1:8
; WDPS = 16 1:16
; WDPS = 32 1:32
; WDPS = 64 1:64
; WDPS = 128 1:128
; WDPS = 256 1:256
; WDPS = 512 1:512
; WDPS = 1024 1:1024
; WDPS = 2048 1:2048
; WDPS = 4096 1:4096
; WDPS = 8192 1:8192
; WDPS = 16384 1:16384
; WDPS = 32768 1:32768
;
; Watchdog Timer Window Enable bit:
; WINEN = ON WDT window enabledbled
; WINEN = OFF WDT window disabled
;
; PWM output pins Reset state control:
; PWMPIN = ON PWM outputs drive active states upon Reset
; PWMPIN = OFF PWM outputs disabled upon Reset (default)
;
; Low-Side Transistors Polarity:
; LPOL = LOW PWM0, 2, 4 and 6 are active-low
; LPOL = HIGH PWM0, 2, 4 and 6 are active-high
;
; High-Side Transistors Polarity:
; HPOL = LOW PWM1, 3, 5 and 7 are active-low
; HPOL = HIGH PWM1, 3, 5 and 7 are active-high
;
; Timer1 Oscillator MUX:
; T1OSCMX = OFF Standard (legacy) Timer1 oscillator operation
; T1OSCMX = ON Low-power Timer1 operation when microcontroller is in Sleep mode
;
; FLTA MUX bit:
; FLTAMX = RD4 FLTA input is multiplexed with RD4
; FLTAMX = RC1 FLTA input is multiplexed with RC1
;
; SSP I/O MUX bit:
; SSPMX = RD1 SCK/SCL clocks and SDA/SDI data are multiplexed with RD3 and RD2, respectively. SDO output is multiplexed with RD1.
; SSPMX = RC7 SCK/SCL clocks and SDA/SDI data are multiplexed with RC5 and RC4, respectively. SDO output is multiplexed with RC7.
;
; PWM4 MUX bit:
; PWM4MX = RD5 PWM4 output is multiplexed with RD5
; PWM4MX = RB5 PWM4 output is multiplexed with RB5
;
; TMR0/T5CKI External clock MUX bit:
; EXCLKMX = RD0 TMR0/T5CKI external clock input is multiplexed with RD0
; EXCLKMX = RC3 TMR0/T5CKI external clock input is multiplexed with RC3
;
; MCLR Pin Enable bit:
; MCLRE = OFF Disabled
; MCLRE = ON Enabled
;
; Stack Full/Underflow Reset Enable bit:
; STVREN = OFF Stack full/underflow will not cause Reset
; STVREN = ON Stack full/underflow will cause Reset
;
; Low-Voltage ICSP Enable bit:
; LVP = OFF Low-voltage ICSP disabled
; LVP = ON Low-voltage ICSP enabled
;
; Background Debugger Enable bit:
; DEBUG = ON Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug
; DEBUG = OFF Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins
;
; Code Protection bit:
; CP0 = ON Block 0 (000200-000FFFh) code-protected
; CP0 = OFF Block 0 (000200-000FFFh) not code-protected
;
; Code Protection bit:
; CP1 = ON Block 1 (001000-001FFF) code-protected
; CP1 = OFF Block 1 (001000-001FFF) not code-protected
;
; Code Protection bit:
; CP2 = ON Block 2 (002000-002FFFh) code-protected
; CP2 = OFF Block 2 (002000-002FFFh) not code-protected
;
; Code Protection bit:
; CP3 = ON Block 3 (003000-003FFFh) code-protected
; CP3 = OFF Block 3 (003000-003FFFh) not code-protected
;
; Boot Block Code Protection bit:
; CPB = ON Boot Block (000000-0001FFh) code-protected
; CPB = OFF Boot Block (000000-0001FFh) not code-protected
;
; Data EEPROM Code Protection bit:
; CPD = ON Data EEPROM code-protected
; CPD = OFF Data EEPROM not code-protected
;
; Write Protection bit:
; WRT0 = ON Block 0 (000200-000FFFh) write-protected
; WRT0 = OFF Block 0 (000200-000FFFh) not write-protected
;
; Write Protection bit:
; WRT1 = ON Block 1 (001000-001FFF) write-protected
; WRT1 = OFF Block 1 (001000-001FFF) not write-protected
;
; Write Protection bit:
; WRT2 = ON Block 2 (002000-002FFFh) write-protected
; WRT2 = OFF Block 2 (002000-002FFFh) not write-protected
;
; Write Protection bit:
; WRT3 = ON Block 3 (003000-003FFFh) write-protected
; WRT3 = OFF Block 3 (003000-003FFFh) not write-protected
;
; Configuration Register Write Protection bit:
; WRTC = ON Configuration registers (300000-3000FFh) write-protected
; WRTC = OFF Configuration registers (300000-3000FFh) not write-protected
;
; Boot Block Write Protection bit:
; WRTB = ON Boot Block (000000-0001FFh) write-protected
; WRTB = OFF Boot Block (000000-0001FFh) not write-protected
;
; Data EEPROM Write Protection bit:
; WRTD = ON Data EEPROM write-protected
; WRTD = OFF Data EEPROM not write-protected
;
; Table Read Protection bit:
; EBTR0 = ON Block 0 (000200-000FFFh) protected from table reads executed in other blocks
; EBTR0 = OFF Block 0 (000200-000FFFh) not protected from table reads executed in other blocks
;
; Table Read Protection bit:
; EBTR1 = ON Block 1 (001000-001FFF) protected from table reads executed in other blocks
; EBTR1 = OFF Block 1 (001000-001FFF) not protected from table reads executed in other blocks
;
; Table Read Protection bit:
; EBTR2 = ON Block 2 (002000-002FFFh) protected from table reads executed in other blocks
; EBTR2 = OFF Block 2 (002000-002FFFh) not protected from table reads executed in other blocks
;
; Table Read Protection bit:
; EBTR3 = ON Block 3 (003000-003FFFh) protected from table reads executed in other blocks
; EBTR3 = OFF Block 3 (003000-003FFFh) not protected from table reads executed in other blocks
;
; Boot Block Table Read Protection bit:
; EBTRB = ON Boot Block (000000-0001FFh) not protected from table reads executed in other blocks
; EBTRB = OFF Boot Block (000000-0001FFh) not protected from table reads executed in other blocks
;
;==========================================================================
;==========================================================================
;
; Configuration Bits
;
; NAME Address
; CONFIG1H 300001h
; CONFIG2L 300002h
; CONFIG2H 300003h
; CONFIG3L 300004h
; CONFIG3H 300005h
; CONFIG4L 300006h
; CONFIG5L 300008h
; CONFIG5H 300009h
; CONFIG6L 30000Ah
; CONFIG6H 30000Bh
; CONFIG7L 30000Ch
; CONFIG7H 30000Dh
;
;==========================================================================
; The following is an assignment of address values for all of the
; configuration registers for the purpose of table reads
_CONFIG1H EQU H'300001'
_CONFIG2L EQU H'300002'
_CONFIG2H EQU H'300003'
_CONFIG3L EQU H'300004'
_CONFIG3H EQU H'300005'
_CONFIG4L EQU H'300006'
_CONFIG5L EQU H'300008'
_CONFIG5H EQU H'300009'
_CONFIG6L EQU H'30000A'
_CONFIG6H EQU H'30000B'
_CONFIG7L EQU H'30000C'
_CONFIG7H EQU H'30000D'
;----- CONFIG1H Options --------------------------------------------------
_OSC_LP_1H EQU H'F0' ; LP oscillator
_OSC_XT_1H EQU H'F1' ; XT oscillator
_OSC_HS_1H EQU H'F2' ; HS oscillator
_OSC_RC2_1H EQU H'F3' ; External RC oscillator, CLKO function on RA6
_OSC_EC_1H EQU H'F4' ; EC oscillator, CLKO function on RA6
_OSC_ECIO_1H EQU H'F5' ; EC oscillator, port function on RA6
_OSC_HSPLL_1H EQU H'F6' ; HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)
_OSC_RCIO_1H EQU H'F7' ; External RC oscillator, port function on RA6
_OSC_IRCIO_1H EQU H'F8' ; Internal oscillator block, port function on RA6 and port function on RA7
_OSC_IRC_1H EQU H'F9' ; Internal oscillator block, CLKO function on RA6 and port function on RA7
_OSC_RC1_1H EQU H'FA' ; 101X External RC oscillator, CLKO function on RA6
_OSC_RC_1H EQU H'FC' ; 11XX External RC oscillator, CLKO function on RA6
_FCMEN_OFF_1H EQU H'BF' ; Fail-Safe Clock Monitor disabled
_FCMEN_ON_1H EQU H'FF' ; Fail-Safe Clock Monitor enabled
_IESO_OFF_1H EQU H'7F' ; Internal External Switchover mode disabled
_IESO_ON_1H EQU H'FF' ; Internal External Switchover mode enabled
;----- CONFIG2L Options --------------------------------------------------
_PWRTEN_ON_2L EQU H'FE' ; PWRT enabled
_PWRTEN_OFF_2L EQU H'FF' ; PWRT disabled
_BOREN_OFF_2L EQU H'FD' ; Brown-out Reset disabled
_BOREN_ON_2L EQU H'FF' ; Brown-out Reset enabled
_BORV_45_2L EQU H'F3' ; VBOR set to 4.5V
_BORV_42_2L EQU H'F7' ; VBOR set to 4.2V
_BORV_27_2L EQU H'FB' ; VBOR set to 2.7V
_BORV_20_2L EQU H'FF' ; Reserved
;----- CONFIG2H Options --------------------------------------------------
_WDTEN_OFF_2H EQU H'FE' ; WDT disabled (control is placed on the SWDTEN bit)
_WDTEN_ON_2H EQU H'FF' ; WDT enabled
_WDPS_1_2H EQU H'E1' ; 1:1
_WDPS_2_2H EQU H'E3' ; 1:2
_WDPS_4_2H EQU H'E5' ; 1:4
_WDPS_8_2H EQU H'E7' ; 1:8
_WDPS_16_2H EQU H'E9' ; 1:16
_WDPS_32_2H EQU H'EB' ; 1:32
_WDPS_64_2H EQU H'ED' ; 1:64
_WDPS_128_2H EQU H'EF' ; 1:128
_WDPS_256_2H EQU H'F1' ; 1:256
_WDPS_512_2H EQU H'F3' ; 1:512
_WDPS_1024_2H EQU H'F5' ; 1:1024
_WDPS_2048_2H EQU H'F7' ; 1:2048
_WDPS_4096_2H EQU H'F9' ; 1:4096
_WDPS_8192_2H EQU H'FB' ; 1:8192
_WDPS_16384_2H EQU H'FD' ; 1:16384
_WDPS_32768_2H EQU H'FF' ; 1:32768
_WINEN_ON_2H EQU H'DF' ; WDT window enabledbled
_WINEN_OFF_2H EQU H'FF' ; WDT window disabled
;----- CONFIG3L Options --------------------------------------------------
_PWMPIN_ON_3L EQU H'FB' ; PWM outputs drive active states upon Reset
_PWMPIN_OFF_3L EQU H'FF' ; PWM outputs disabled upon Reset (default)
_LPOL_LOW_3L EQU H'F7' ; PWM0, 2, 4 and 6 are active-low
_LPOL_HIGH_3L EQU H'FF' ; PWM0, 2, 4 and 6 are active-high
_HPOL_LOW_3L EQU H'EF' ; PWM1, 3, 5 and 7 are active-low
_HPOL_HIGH_3L EQU H'FF' ; PWM1, 3, 5 and 7 are active-high
_T1OSCMX_OFF_3L EQU H'DF' ; Standard (legacy) Timer1 oscillator operation
_T1OSCMX_ON_3L EQU H'FF' ; Low-power Timer1 operation when microcontroller is in Sleep mode
;----- CONFIG3H Options --------------------------------------------------
_FLTAMX_RD4_3H EQU H'FE' ; FLTA input is multiplexed with RD4
_FLTAMX_RC1_3H EQU H'FF' ; FLTA input is multiplexed with RC1
_SSPMX_RD1_3H EQU H'FB' ; SCK/SCL clocks and SDA/SDI data are multiplexed with RD3 and RD2, respectively. SDO output is multiplexed with RD1.
_SSPMX_RC7_3H EQU H'FF' ; SCK/SCL clocks and SDA/SDI data are multiplexed with RC5 and RC4, respectively. SDO output is multiplexed with RC7.
_PWM4MX_RD5_3H EQU H'F7' ; PWM4 output is multiplexed with RD5
_PWM4MX_RB5_3H EQU H'FF' ; PWM4 output is multiplexed with RB5
_EXCLKMX_RD0_3H EQU H'EF' ; TMR0/T5CKI external clock input is multiplexed with RD0
_EXCLKMX_RC3_3H EQU H'FF' ; TMR0/T5CKI external clock input is multiplexed with RC3
_MCLRE_OFF_3H EQU H'7F' ; Disabled
_MCLRE_ON_3H EQU H'FF' ; Enabled
;----- CONFIG4L Options --------------------------------------------------
_STVREN_OFF_4L EQU H'FE' ; Stack full/underflow will not cause Reset
_STVREN_ON_4L EQU H'FF' ; Stack full/underflow will cause Reset
_LVP_OFF_4L EQU H'FB' ; Low-voltage ICSP disabled
_LVP_ON_4L EQU H'FF' ; Low-voltage ICSP enabled
_DEBUG_ON_4L EQU H'7F' ; Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug
_DEBUG_OFF_4L EQU H'FF' ; Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins
;----- CONFIG5L Options --------------------------------------------------
_CP0_ON_5L EQU H'FE' ; Block 0 (000200-000FFFh) code-protected
_CP0_OFF_5L EQU H'FF' ; Block 0 (000200-000FFFh) not code-protected
_CP1_ON_5L EQU H'FD' ; Block 1 (001000-001FFF) code-protected
_CP1_OFF_5L EQU H'FF' ; Block 1 (001000-001FFF) not code-protected
_CP2_ON_5L EQU H'FB' ; Block 2 (002000-002FFFh) code-protected
_CP2_OFF_5L EQU H'FF' ; Block 2 (002000-002FFFh) not code-protected
_CP3_ON_5L EQU H'F7' ; Block 3 (003000-003FFFh) code-protected
_CP3_OFF_5L EQU H'FF' ; Block 3 (003000-003FFFh) not code-protected
;----- CONFIG5H Options --------------------------------------------------
_CPB_ON_5H EQU H'BF' ; Boot Block (000000-0001FFh) code-protected
_CPB_OFF_5H EQU H'FF' ; Boot Block (000000-0001FFh) not code-protected
_CPD_ON_5H EQU H'7F' ; Data EEPROM code-protected
_CPD_OFF_5H EQU H'FF' ; Data EEPROM not code-protected
;----- CONFIG6L Options --------------------------------------------------
_WRT0_ON_6L EQU H'FE' ; Block 0 (000200-000FFFh) write-protected
_WRT0_OFF_6L EQU H'FF' ; Block 0 (000200-000FFFh) not write-protected
_WRT1_ON_6L EQU H'FD' ; Block 1 (001000-001FFF) write-protected
_WRT1_OFF_6L EQU H'FF' ; Block 1 (001000-001FFF) not write-protected
_WRT2_ON_6L EQU H'FB' ; Block 2 (002000-002FFFh) write-protected
_WRT2_OFF_6L EQU H'FF' ; Block 2 (002000-002FFFh) not write-protected
_WRT3_ON_6L EQU H'F7' ; Block 3 (003000-003FFFh) write-protected
_WRT3_OFF_6L EQU H'FF' ; Block 3 (003000-003FFFh) not write-protected
;----- CONFIG6H Options --------------------------------------------------
_WRTC_ON_6H EQU H'DF' ; Configuration registers (300000-3000FFh) write-protected
_WRTC_OFF_6H EQU H'FF' ; Configuration registers (300000-3000FFh) not write-protected
_WRTB_ON_6H EQU H'BF' ; Boot Block (000000-0001FFh) write-protected
_WRTB_OFF_6H EQU H'FF' ; Boot Block (000000-0001FFh) not write-protected
_WRTD_ON_6H EQU H'7F' ; Data EEPROM write-protected
_WRTD_OFF_6H EQU H'FF' ; Data EEPROM not write-protected
;----- CONFIG7L Options --------------------------------------------------
_EBTR0_ON_7L EQU H'FE' ; Block 0 (000200-000FFFh) protected from table reads executed in other blocks
_EBTR0_OFF_7L EQU H'FF' ; Block 0 (000200-000FFFh) not protected from table reads executed in other blocks
_EBTR1_ON_7L EQU H'FD' ; Block 1 (001000-001FFF) protected from table reads executed in other blocks
_EBTR1_OFF_7L EQU H'FF' ; Block 1 (001000-001FFF) not protected from table reads executed in other blocks
_EBTR2_ON_7L EQU H'FB' ; Block 2 (002000-002FFFh) protected from table reads executed in other blocks
_EBTR2_OFF_7L EQU H'FF' ; Block 2 (002000-002FFFh) not protected from table reads executed in other blocks
_EBTR3_ON_7L EQU H'F7' ; Block 3 (003000-003FFFh) protected from table reads executed in other blocks
_EBTR3_OFF_7L EQU H'FF' ; Block 3 (003000-003FFFh) not protected from table reads executed in other blocks
;----- CONFIG7H Options --------------------------------------------------
_EBTRB_ON_7H EQU H'BF' ; Boot Block (000000-0001FFh) not protected from table reads executed in other blocks
_EBTRB_OFF_7H EQU H'FF' ; Boot Block (000000-0001FFh) not protected from table reads executed in other blocks
;----- DEVID Equates --------------------------------------------------
_DEVID1 EQU H'3FFFFE'
_DEVID2 EQU H'3FFFFF'
;----- IDLOC Equates --------------------------------------------------
_IDLOC0 EQU H'200000'
_IDLOC1 EQU H'200001'
_IDLOC2 EQU H'200002'
_IDLOC3 EQU H'200003'
_IDLOC4 EQU H'200004'
_IDLOC5 EQU H'200005'
_IDLOC6 EQU H'200006'
_IDLOC7 EQU H'200007'
LIST
|
