1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
|
import GHC.Cmm.Expr
#if !(defined(MACHREGS_i386) || defined(MACHREGS_x86_64) \
|| defined(MACHREGS_powerpc) || defined(MACHREGS_aarch64))
import GHC.Utils.Panic.Plain
#endif
import GHC.Platform.Reg
#include "MachRegs.h"
#if defined(MACHREGS_i386) || defined(MACHREGS_x86_64)
# if defined(MACHREGS_i386)
# define eax 0
# define ebx 1
# define ecx 2
# define edx 3
# define esi 4
# define edi 5
# define ebp 6
# define esp 7
# endif
# if defined(MACHREGS_x86_64)
# define rax 0
# define rbx 1
# define rcx 2
# define rdx 3
# define rsi 4
# define rdi 5
# define rbp 6
# define rsp 7
# define r8 8
# define r9 9
# define r10 10
# define r11 11
# define r12 12
# define r13 13
# define r14 14
# define r15 15
# endif
-- N.B. XMM, YMM, and ZMM are all aliased to the same hardware registers hence
-- being assigned the same RegNos.
# define xmm0 16
# define xmm1 17
# define xmm2 18
# define xmm3 19
# define xmm4 20
# define xmm5 21
# define xmm6 22
# define xmm7 23
# define xmm8 24
# define xmm9 25
# define xmm10 26
# define xmm11 27
# define xmm12 28
# define xmm13 29
# define xmm14 30
# define xmm15 31
# define ymm0 16
# define ymm1 17
# define ymm2 18
# define ymm3 19
# define ymm4 20
# define ymm5 21
# define ymm6 22
# define ymm7 23
# define ymm8 24
# define ymm9 25
# define ymm10 26
# define ymm11 27
# define ymm12 28
# define ymm13 29
# define ymm14 30
# define ymm15 31
# define zmm0 16
# define zmm1 17
# define zmm2 18
# define zmm3 19
# define zmm4 20
# define zmm5 21
# define zmm6 22
# define zmm7 23
# define zmm8 24
# define zmm9 25
# define zmm10 26
# define zmm11 27
# define zmm12 28
# define zmm13 29
# define zmm14 30
# define zmm15 31
-- Note: these are only needed for ARM/AArch64 because globalRegMaybe is now used in CmmSink.hs.
-- Since it's only used to check 'isJust', the actual values don't matter, thus
-- I'm not sure if these are the correct numberings.
-- Normally, the register names are just stringified as part of the REG() macro
#elif defined(MACHREGS_powerpc) || defined(MACHREGS_arm) \
|| defined(MACHREGS_aarch64)
# define r0 0
# define r1 1
# define r2 2
# define r3 3
# define r4 4
# define r5 5
# define r6 6
# define r7 7
# define r8 8
# define r9 9
# define r10 10
# define r11 11
# define r12 12
# define r13 13
# define r14 14
# define r15 15
# define r16 16
# define r17 17
# define r18 18
# define r19 19
# define r20 20
# define r21 21
# define r22 22
# define r23 23
# define r24 24
# define r25 25
# define r26 26
# define r27 27
# define r28 28
# define r29 29
# define r30 30
# define r31 31
-- See note above. These aren't actually used for anything except satisfying the compiler for globalRegMaybe
-- so I'm unsure if they're the correct numberings, should they ever be attempted to be used in the NCG.
#if defined(MACHREGS_aarch64) || defined(MACHREGS_arm)
# define s0 32
# define s1 33
# define s2 34
# define s3 35
# define s4 36
# define s5 37
# define s6 38
# define s7 39
# define s8 40
# define s9 41
# define s10 42
# define s11 43
# define s12 44
# define s13 45
# define s14 46
# define s15 47
# define s16 48
# define s17 49
# define s18 50
# define s19 51
# define s20 52
# define s21 53
# define s22 54
# define s23 55
# define s24 56
# define s25 57
# define s26 58
# define s27 59
# define s28 60
# define s29 61
# define s30 62
# define s31 63
# define d0 32
# define d1 33
# define d2 34
# define d3 35
# define d4 36
# define d5 37
# define d6 38
# define d7 39
# define d8 40
# define d9 41
# define d10 42
# define d11 43
# define d12 44
# define d13 45
# define d14 46
# define d15 47
# define d16 48
# define d17 49
# define d18 50
# define d19 51
# define d20 52
# define d21 53
# define d22 54
# define d23 55
# define d24 56
# define d25 57
# define d26 58
# define d27 59
# define d28 60
# define d29 61
# define d30 62
# define d31 63
#endif
# if defined(MACHREGS_darwin)
# define f0 32
# define f1 33
# define f2 34
# define f3 35
# define f4 36
# define f5 37
# define f6 38
# define f7 39
# define f8 40
# define f9 41
# define f10 42
# define f11 43
# define f12 44
# define f13 45
# define f14 46
# define f15 47
# define f16 48
# define f17 49
# define f18 50
# define f19 51
# define f20 52
# define f21 53
# define f22 54
# define f23 55
# define f24 56
# define f25 57
# define f26 58
# define f27 59
# define f28 60
# define f29 61
# define f30 62
# define f31 63
# else
# define fr0 32
# define fr1 33
# define fr2 34
# define fr3 35
# define fr4 36
# define fr5 37
# define fr6 38
# define fr7 39
# define fr8 40
# define fr9 41
# define fr10 42
# define fr11 43
# define fr12 44
# define fr13 45
# define fr14 46
# define fr15 47
# define fr16 48
# define fr17 49
# define fr18 50
# define fr19 51
# define fr20 52
# define fr21 53
# define fr22 54
# define fr23 55
# define fr24 56
# define fr25 57
# define fr26 58
# define fr27 59
# define fr28 60
# define fr29 61
# define fr30 62
# define fr31 63
# endif
#elif defined(MACHREGS_s390x)
# define r0 0
# define r1 1
# define r2 2
# define r3 3
# define r4 4
# define r5 5
# define r6 6
# define r7 7
# define r8 8
# define r9 9
# define r10 10
# define r11 11
# define r12 12
# define r13 13
# define r14 14
# define r15 15
# define f0 16
# define f1 17
# define f2 18
# define f3 19
# define f4 20
# define f5 21
# define f6 22
# define f7 23
# define f8 24
# define f9 25
# define f10 26
# define f11 27
# define f12 28
# define f13 29
# define f14 30
# define f15 31
#elif defined(MACHREGS_riscv64)
# define zero 0
# define ra 1
# define sp 2
# define gp 3
# define tp 4
# define t0 5
# define t1 6
# define t2 7
# define s0 8
# define s1 9
# define a0 10
# define a1 11
# define a2 12
# define a3 13
# define a4 14
# define a5 15
# define a6 16
# define a7 17
# define s2 18
# define s3 19
# define s4 20
# define s5 21
# define s6 22
# define s7 23
# define s8 24
# define s9 25
# define s10 26
# define s11 27
# define t3 28
# define t4 29
# define t5 30
# define t6 31
# define ft0 32
# define ft1 33
# define ft2 34
# define ft3 35
# define ft4 36
# define ft5 37
# define ft6 38
# define ft7 39
# define fs0 40
# define fs1 41
# define fa0 42
# define fa1 43
# define fa2 44
# define fa3 45
# define fa4 46
# define fa5 47
# define fa6 48
# define fa7 49
# define fs2 50
# define fs3 51
# define fs4 52
# define fs5 53
# define fs6 54
# define fs7 55
# define fs8 56
# define fs9 57
# define fs10 58
# define fs11 59
# define ft8 60
# define ft9 61
# define ft10 62
# define ft11 63
#elif defined(MACHREGS_loongarch64)
# define zero 0
# define ra 1
# define tp 2
# define sp 3
# define a0 4
# define a1 5
# define a2 6
# define a3 7
# define a4 8
# define a5 9
# define a6 10
# define a7 11
# define t0 12
# define t1 13
# define t2 14
# define t3 15
# define t4 16
# define t5 17
# define t6 18
# define t7 19
# define t8 20
# define u0 21
# define fp 22
# define s0 23
# define s1 24
# define s2 25
# define s3 26
# define s4 27
# define s5 28
# define s6 29
# define s7 30
# define s8 31
# define fa0 32
# define fa1 33
# define fa2 34
# define fa3 35
# define fa4 36
# define fa5 37
# define fa6 38
# define fa7 39
# define ft0 40
# define ft1 41
# define ft2 42
# define ft3 43
# define ft4 44
# define ft5 45
# define ft6 46
# define ft7 47
# define ft8 48
# define ft9 49
# define ft10 50
# define ft11 51
# define ft12 52
# define ft13 53
# define ft14 54
# define ft15 55
# define fs0 56
# define fs1 57
# define fs2 58
# define fs3 59
# define fs4 60
# define fs5 61
# define fs6 62
# define fs7 63
#endif
callerSaves :: GlobalReg -> Bool
#if defined(CALLER_SAVES_Base)
callerSaves BaseReg = True
#endif
#if defined(CALLER_SAVES_R1)
callerSaves (VanillaReg 1 _) = True
#endif
#if defined(CALLER_SAVES_R2)
callerSaves (VanillaReg 2 _) = True
#endif
#if defined(CALLER_SAVES_R3)
callerSaves (VanillaReg 3 _) = True
#endif
#if defined(CALLER_SAVES_R4)
callerSaves (VanillaReg 4 _) = True
#endif
#if defined(CALLER_SAVES_R5)
callerSaves (VanillaReg 5 _) = True
#endif
#if defined(CALLER_SAVES_R6)
callerSaves (VanillaReg 6 _) = True
#endif
#if defined(CALLER_SAVES_R7)
callerSaves (VanillaReg 7 _) = True
#endif
#if defined(CALLER_SAVES_R8)
callerSaves (VanillaReg 8 _) = True
#endif
#if defined(CALLER_SAVES_R9)
callerSaves (VanillaReg 9 _) = True
#endif
#if defined(CALLER_SAVES_R10)
callerSaves (VanillaReg 10 _) = True
#endif
#if defined(CALLER_SAVES_F1)
callerSaves (FloatReg 1) = True
#endif
#if defined(CALLER_SAVES_F2)
callerSaves (FloatReg 2) = True
#endif
#if defined(CALLER_SAVES_F3)
callerSaves (FloatReg 3) = True
#endif
#if defined(CALLER_SAVES_F4)
callerSaves (FloatReg 4) = True
#endif
#if defined(CALLER_SAVES_F5)
callerSaves (FloatReg 5) = True
#endif
#if defined(CALLER_SAVES_F6)
callerSaves (FloatReg 6) = True
#endif
#if defined(CALLER_SAVES_D1)
callerSaves (DoubleReg 1) = True
#endif
#if defined(CALLER_SAVES_D2)
callerSaves (DoubleReg 2) = True
#endif
#if defined(CALLER_SAVES_D3)
callerSaves (DoubleReg 3) = True
#endif
#if defined(CALLER_SAVES_D4)
callerSaves (DoubleReg 4) = True
#endif
#if defined(CALLER_SAVES_D5)
callerSaves (DoubleReg 5) = True
#endif
#if defined(CALLER_SAVES_D6)
callerSaves (DoubleReg 6) = True
#endif
#if defined(CALLER_SAVES_L1)
callerSaves (LongReg 1) = True
#endif
#if defined(CALLER_SAVES_Sp)
callerSaves Sp = True
#endif
#if defined(CALLER_SAVES_SpLim)
callerSaves SpLim = True
#endif
#if defined(CALLER_SAVES_Hp)
callerSaves Hp = True
#endif
#if defined(CALLER_SAVES_HpLim)
callerSaves HpLim = True
#endif
#if defined(CALLER_SAVES_CCCS)
callerSaves CCCS = True
#endif
#if defined(CALLER_SAVES_CurrentTSO)
callerSaves CurrentTSO = True
#endif
#if defined(CALLER_SAVES_CurrentNursery)
callerSaves CurrentNursery = True
#endif
callerSaves _ = False
activeStgRegs :: [GlobalReg]
activeStgRegs = [
#if defined(REG_Base)
BaseReg
#endif
#if defined(REG_Sp)
,Sp
#endif
#if defined(REG_Hp)
,Hp
#endif
#if defined(REG_R1)
,VanillaReg 1 VGcPtr
#endif
#if defined(REG_R2)
,VanillaReg 2 VGcPtr
#endif
#if defined(REG_R3)
,VanillaReg 3 VGcPtr
#endif
#if defined(REG_R4)
,VanillaReg 4 VGcPtr
#endif
#if defined(REG_R5)
,VanillaReg 5 VGcPtr
#endif
#if defined(REG_R6)
,VanillaReg 6 VGcPtr
#endif
#if defined(REG_R7)
,VanillaReg 7 VGcPtr
#endif
#if defined(REG_R8)
,VanillaReg 8 VGcPtr
#endif
#if defined(REG_R9)
,VanillaReg 9 VGcPtr
#endif
#if defined(REG_R10)
,VanillaReg 10 VGcPtr
#endif
#if defined(REG_SpLim)
,SpLim
#endif
#if MAX_REAL_XMM_REG != 0
#if defined(REG_F1)
,FloatReg 1
#endif
#if defined(REG_D1)
,DoubleReg 1
#endif
#if defined(REG_XMM1)
,XmmReg 1
#endif
#if defined(REG_YMM1)
,YmmReg 1
#endif
#if defined(REG_ZMM1)
,ZmmReg 1
#endif
#if defined(REG_F2)
,FloatReg 2
#endif
#if defined(REG_D2)
,DoubleReg 2
#endif
#if defined(REG_XMM2)
,XmmReg 2
#endif
#if defined(REG_YMM2)
,YmmReg 2
#endif
#if defined(REG_ZMM2)
,ZmmReg 2
#endif
#if defined(REG_F3)
,FloatReg 3
#endif
#if defined(REG_D3)
,DoubleReg 3
#endif
#if defined(REG_XMM3)
,XmmReg 3
#endif
#if defined(REG_YMM3)
,YmmReg 3
#endif
#if defined(REG_ZMM3)
,ZmmReg 3
#endif
#if defined(REG_F4)
,FloatReg 4
#endif
#if defined(REG_D4)
,DoubleReg 4
#endif
#if defined(REG_XMM4)
,XmmReg 4
#endif
#if defined(REG_YMM4)
,YmmReg 4
#endif
#if defined(REG_ZMM4)
,ZmmReg 4
#endif
#if defined(REG_F5)
,FloatReg 5
#endif
#if defined(REG_D5)
,DoubleReg 5
#endif
#if defined(REG_XMM5)
,XmmReg 5
#endif
#if defined(REG_YMM5)
,YmmReg 5
#endif
#if defined(REG_ZMM5)
,ZmmReg 5
#endif
#if defined(REG_F6)
,FloatReg 6
#endif
#if defined(REG_D6)
,DoubleReg 6
#endif
#if defined(REG_XMM6)
,XmmReg 6
#endif
#if defined(REG_YMM6)
,YmmReg 6
#endif
#if defined(REG_ZMM6)
,ZmmReg 6
#endif
#else /* MAX_REAL_XMM_REG == 0 */
#if defined(REG_F1)
,FloatReg 1
#endif
#if defined(REG_F2)
,FloatReg 2
#endif
#if defined(REG_F3)
,FloatReg 3
#endif
#if defined(REG_F4)
,FloatReg 4
#endif
#if defined(REG_F5)
,FloatReg 5
#endif
#if defined(REG_F6)
,FloatReg 6
#endif
#if defined(REG_D1)
,DoubleReg 1
#endif
#if defined(REG_D2)
,DoubleReg 2
#endif
#if defined(REG_D3)
,DoubleReg 3
#endif
#if defined(REG_D4)
,DoubleReg 4
#endif
#if defined(REG_D5)
,DoubleReg 5
#endif
#if defined(REG_D6)
,DoubleReg 6
#endif
#endif /* MAX_REAL_XMM_REG == 0 */
]
haveRegBase :: Bool
#if defined(REG_Base)
haveRegBase = True
#else
haveRegBase = False
#endif
-- | Returns 'Nothing' if this global register is not stored
-- in a real machine register, otherwise returns @'Just' reg@, where
-- reg is the machine register it is stored in.
globalRegMaybe :: GlobalReg -> Maybe RealReg
#if defined(MACHREGS_i386) || defined(MACHREGS_x86_64) \
|| defined(MACHREGS_powerpc) \
|| defined(MACHREGS_arm) || defined(MACHREGS_aarch64) \
|| defined(MACHREGS_s390x) || defined(MACHREGS_riscv64) \
|| defined(MACHREGS_wasm32) \
|| defined(MACHREGS_loongarch64)
# if defined(REG_Base)
globalRegMaybe BaseReg = Just (RealRegSingle REG_Base)
# endif
# if defined(REG_R1)
globalRegMaybe (VanillaReg 1 _) = Just (RealRegSingle REG_R1)
# endif
# if defined(REG_R2)
globalRegMaybe (VanillaReg 2 _) = Just (RealRegSingle REG_R2)
# endif
# if defined(REG_R3)
globalRegMaybe (VanillaReg 3 _) = Just (RealRegSingle REG_R3)
# endif
# if defined(REG_R4)
globalRegMaybe (VanillaReg 4 _) = Just (RealRegSingle REG_R4)
# endif
# if defined(REG_R5)
globalRegMaybe (VanillaReg 5 _) = Just (RealRegSingle REG_R5)
# endif
# if defined(REG_R6)
globalRegMaybe (VanillaReg 6 _) = Just (RealRegSingle REG_R6)
# endif
# if defined(REG_R7)
globalRegMaybe (VanillaReg 7 _) = Just (RealRegSingle REG_R7)
# endif
# if defined(REG_R8)
globalRegMaybe (VanillaReg 8 _) = Just (RealRegSingle REG_R8)
# endif
# if defined(REG_R9)
globalRegMaybe (VanillaReg 9 _) = Just (RealRegSingle REG_R9)
# endif
# if defined(REG_R10)
globalRegMaybe (VanillaReg 10 _) = Just (RealRegSingle REG_R10)
# endif
# if defined(REG_F1)
globalRegMaybe (FloatReg 1) = Just (RealRegSingle REG_F1)
# endif
# if defined(REG_F2)
globalRegMaybe (FloatReg 2) = Just (RealRegSingle REG_F2)
# endif
# if defined(REG_F3)
globalRegMaybe (FloatReg 3) = Just (RealRegSingle REG_F3)
# endif
# if defined(REG_F4)
globalRegMaybe (FloatReg 4) = Just (RealRegSingle REG_F4)
# endif
# if defined(REG_F5)
globalRegMaybe (FloatReg 5) = Just (RealRegSingle REG_F5)
# endif
# if defined(REG_F6)
globalRegMaybe (FloatReg 6) = Just (RealRegSingle REG_F6)
# endif
# if defined(REG_D1)
globalRegMaybe (DoubleReg 1) = Just (RealRegSingle REG_D1)
# endif
# if defined(REG_D2)
globalRegMaybe (DoubleReg 2) = Just (RealRegSingle REG_D2)
# endif
# if defined(REG_D3)
globalRegMaybe (DoubleReg 3) = Just (RealRegSingle REG_D3)
# endif
# if defined(REG_D4)
globalRegMaybe (DoubleReg 4) = Just (RealRegSingle REG_D4)
# endif
# if defined(REG_D5)
globalRegMaybe (DoubleReg 5) = Just (RealRegSingle REG_D5)
# endif
# if defined(REG_D6)
globalRegMaybe (DoubleReg 6) = Just (RealRegSingle REG_D6)
# endif
# if MAX_REAL_XMM_REG != 0
# if defined(REG_XMM1)
globalRegMaybe (XmmReg 1) = Just (RealRegSingle REG_XMM1)
# endif
# if defined(REG_XMM2)
globalRegMaybe (XmmReg 2) = Just (RealRegSingle REG_XMM2)
# endif
# if defined(REG_XMM3)
globalRegMaybe (XmmReg 3) = Just (RealRegSingle REG_XMM3)
# endif
# if defined(REG_XMM4)
globalRegMaybe (XmmReg 4) = Just (RealRegSingle REG_XMM4)
# endif
# if defined(REG_XMM5)
globalRegMaybe (XmmReg 5) = Just (RealRegSingle REG_XMM5)
# endif
# if defined(REG_XMM6)
globalRegMaybe (XmmReg 6) = Just (RealRegSingle REG_XMM6)
# endif
# endif
# if defined(MAX_REAL_YMM_REG) && MAX_REAL_YMM_REG != 0
# if defined(REG_YMM1)
globalRegMaybe (YmmReg 1) = Just (RealRegSingle REG_YMM1)
# endif
# if defined(REG_YMM2)
globalRegMaybe (YmmReg 2) = Just (RealRegSingle REG_YMM2)
# endif
# if defined(REG_YMM3)
globalRegMaybe (YmmReg 3) = Just (RealRegSingle REG_YMM3)
# endif
# if defined(REG_YMM4)
globalRegMaybe (YmmReg 4) = Just (RealRegSingle REG_YMM4)
# endif
# if defined(REG_YMM5)
globalRegMaybe (YmmReg 5) = Just (RealRegSingle REG_YMM5)
# endif
# if defined(REG_YMM6)
globalRegMaybe (YmmReg 6) = Just (RealRegSingle REG_YMM6)
# endif
# endif
# if defined(MAX_REAL_ZMM_REG) && MAX_REAL_ZMM_REG != 0
# if defined(REG_ZMM1)
globalRegMaybe (ZmmReg 1) = Just (RealRegSingle REG_ZMM1)
# endif
# if defined(REG_ZMM2)
globalRegMaybe (ZmmReg 2) = Just (RealRegSingle REG_ZMM2)
# endif
# if defined(REG_ZMM3)
globalRegMaybe (ZmmReg 3) = Just (RealRegSingle REG_ZMM3)
# endif
# if defined(REG_ZMM4)
globalRegMaybe (ZmmReg 4) = Just (RealRegSingle REG_ZMM4)
# endif
# if defined(REG_ZMM5)
globalRegMaybe (ZmmReg 5) = Just (RealRegSingle REG_ZMM5)
# endif
# if defined(REG_ZMM6)
globalRegMaybe (ZmmReg 6) = Just (RealRegSingle REG_ZMM6)
# endif
# endif
# if defined(REG_Sp)
globalRegMaybe Sp = Just (RealRegSingle REG_Sp)
# endif
# if defined(REG_Lng1)
globalRegMaybe (LongReg 1) = Just (RealRegSingle REG_Lng1)
# endif
# if defined(REG_Lng2)
globalRegMaybe (LongReg 2) = Just (RealRegSingle REG_Lng2)
# endif
# if defined(REG_SpLim)
globalRegMaybe SpLim = Just (RealRegSingle REG_SpLim)
# endif
# if defined(REG_Hp)
globalRegMaybe Hp = Just (RealRegSingle REG_Hp)
# endif
# if defined(REG_HpLim)
globalRegMaybe HpLim = Just (RealRegSingle REG_HpLim)
# endif
# if defined(REG_CurrentTSO)
globalRegMaybe CurrentTSO = Just (RealRegSingle REG_CurrentTSO)
# endif
# if defined(REG_CurrentNursery)
globalRegMaybe CurrentNursery = Just (RealRegSingle REG_CurrentNursery)
# endif
# if defined(REG_MachSp)
globalRegMaybe MachSp = Just (RealRegSingle REG_MachSp)
# endif
globalRegMaybe _ = Nothing
#elif defined(MACHREGS_NO_REGS)
globalRegMaybe _ = Nothing
#else
globalRegMaybe = panic "globalRegMaybe not defined for this platform"
#endif
freeReg :: RegNo -> Bool
#if defined(MACHREGS_i386) || defined(MACHREGS_x86_64)
# if defined(MACHREGS_i386)
freeReg esp = False -- %esp is the C stack pointer
freeReg esi = False -- See Note [esi/edi/ebp not allocatable]
freeReg edi = False
freeReg ebp = False
# endif
# if defined(MACHREGS_x86_64)
freeReg rsp = False -- %rsp is the C stack pointer
# endif
{-
Note [esi/edi/ebp not allocatable]
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%esi is mapped to R1, so %esi would normally be allocatable while it
is not being used for R1. However, %esi has no 8-bit version on x86,
and the linear register allocator is not sophisticated enough to
handle this irregularity (we need more RegClasses). The
graph-colouring allocator also cannot handle this - it was designed
with more flexibility in mind, but the current implementation is
restricted to the same set of classes as the linear allocator.
Hence, on x86 esi, edi and ebp are treated as not allocatable.
-}
-- split patterns in two functions to prevent overlaps
freeReg r = freeRegBase r
freeRegBase :: RegNo -> Bool
# if defined(REG_Base)
freeRegBase REG_Base = False
# endif
# if defined(REG_Sp)
freeRegBase REG_Sp = False
# endif
# if defined(REG_SpLim)
freeRegBase REG_SpLim = False
# endif
# if defined(REG_Hp)
freeRegBase REG_Hp = False
# endif
# if defined(REG_HpLim)
freeRegBase REG_HpLim = False
# endif
-- All other regs are considered to be "free", because we can track
-- their liveness accurately.
freeRegBase _ = True
#elif defined(MACHREGS_powerpc)
freeReg 0 = False -- Used by code setting the back chain pointer
-- in stack reallocations on Linux.
-- Moreover r0 is not usable in all insns.
freeReg 1 = False -- The Stack Pointer
-- most ELF PowerPC OSes use r2 as a TOC pointer
freeReg 2 = False
freeReg 13 = False -- reserved for system thread ID on 64 bit
-- at least linux in -fPIC relies on r30 in PLT stubs
freeReg 30 = False
{- TODO: reserve r13 on 64 bit systems only and r30 on 32 bit respectively.
For now we use r30 on 64 bit and r13 on 32 bit as a temporary register
in stack handling code. See compiler/GHC/CmmToAsm/PPC/Instr.hs.
Later we might want to reserve r13 and r30 only where it is required.
Then use r12 as temporary register, which is also what the C ABI does.
-}
# if defined(REG_Base)
freeReg REG_Base = False
# endif
# if defined(REG_Sp)
freeReg REG_Sp = False
# endif
# if defined(REG_SpLim)
freeReg REG_SpLim = False
# endif
# if defined(REG_Hp)
freeReg REG_Hp = False
# endif
# if defined(REG_HpLim)
freeReg REG_HpLim = False
# endif
freeReg _ = True
#elif defined(MACHREGS_aarch64)
-- stack pointer / zero reg
freeReg 31 = False
-- link register
freeReg 30 = False
-- frame pointer
freeReg 29 = False
-- ip0 -- used for spill offset computations
freeReg 16 = False
#if defined(darwin_HOST_OS) || defined(ios_HOST_OS)
-- x18 is reserved by the platform on Darwin/iOS, and can not be used
-- More about ARM64 ABI that Apple platforms support:
-- https://developer.apple.com/documentation/xcode/writing-arm64-code-for-apple-platforms
-- https://github.com/Siguza/ios-resources/blob/master/bits/arm64.md
freeReg 18 = False
#endif
# if defined(REG_Base)
freeReg REG_Base = False
# endif
# if defined(REG_Sp)
freeReg REG_Sp = False
# endif
# if defined(REG_SpLim)
freeReg REG_SpLim = False
# endif
# if defined(REG_Hp)
freeReg REG_Hp = False
# endif
# if defined(REG_HpLim)
freeReg REG_HpLim = False
# endif
# if defined(REG_R1)
freeReg REG_R1 = False
# endif
# if defined(REG_R2)
freeReg REG_R2 = False
# endif
# if defined(REG_R3)
freeReg REG_R3 = False
# endif
# if defined(REG_R4)
freeReg REG_R4 = False
# endif
# if defined(REG_R5)
freeReg REG_R5 = False
# endif
# if defined(REG_R6)
freeReg REG_R6 = False
# endif
# if defined(REG_R7)
freeReg REG_R7 = False
# endif
# if defined(REG_R8)
freeReg REG_R8 = False
# endif
# if defined(REG_F1)
freeReg REG_F1 = False
# endif
# if defined(REG_F2)
freeReg REG_F2 = False
# endif
# if defined(REG_F3)
freeReg REG_F3 = False
# endif
# if defined(REG_F4)
freeReg REG_F4 = False
# endif
# if defined(REG_F5)
freeReg REG_F5 = False
# endif
# if defined(REG_F6)
freeReg REG_F6 = False
# endif
# if defined(REG_D1)
freeReg REG_D1 = False
# endif
# if defined(REG_D2)
freeReg REG_D2 = False
# endif
# if defined(REG_D3)
freeReg REG_D3 = False
# endif
# if defined(REG_D4)
freeReg REG_D4 = False
# endif
# if defined(REG_D5)
freeReg REG_D5 = False
# endif
# if defined(REG_D6)
freeReg REG_D6 = False
# endif
freeReg _ = True
#else
freeReg = panic "freeReg not defined for this platform"
#endif
|
