1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 3710 3711 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 3726 3727 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 3758 3759 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773 3774 3775 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789 3790 3791 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805 3806
|
/* CHANNEL.C (c) Copyright Roger Bowler, 1999-2009 */
/* ESA/390 Channel Emulator */
/*-------------------------------------------------------------------*/
/* This module contains the channel subsystem functions for the */
/* Hercules S/370 and ESA/390 emulator. */
/*-------------------------------------------------------------------*/
/*-------------------------------------------------------------------*/
/* Additional credits: */
/* Measurement block support by Jan Jaeger */
/* Fix program check on NOP due to addressing - Jan Jaeger */
/* Fix program check on TIC as first ccw on RSCH - Jan Jaeger */
/* Fix PCI intermediate status flags - Jan Jaeger */
/* z/Architecture support - (c) Copyright Jan Jaeger, 1999-2009 */
/* 64-bit IDAW support - Roger Bowler v209 @IWZ*/
/* Incorrect-length-indication-suppression - Jan Jaeger */
/* Read backward support contributed by Hackules 13jun2002 */
/* Read backward fixes contributed by Jay Jaeger 16sep2003 */
/* MIDAW support - Roger Bowler 03aug2005 @MW*/
/*-------------------------------------------------------------------*/
#include "hstdinc.h"
#include "hercules.h"
#include "devtype.h"
#include "opcode.h"
#if defined(OPTION_FISHIO)
#include "w32chan.h"
#endif // defined(OPTION_FISHIO)
void call_execute_ccw_chain(int arch_mode, void* pDevBlk);
#ifdef OPTION_IODELAY_KLUDGE
#define IODELAY(_dev) \
do { \
if (sysblk.iodelay > 0 && (_dev)->devchar[10] == 0x20) \
usleep(sysblk.iodelay); \
} while (0)
#else
#define IODELAY(_dev)
#endif
#undef CHADDRCHK
#if defined(FEATURE_ADDRESS_LIMIT_CHECKING)
#define CHADDRCHK(_addr,_dev) \
( ((_addr) > (_dev)->mainlim) \
|| ((dev->orb.flag5 & ORB5_A) \
&& ((((_dev)->pmcw.flag5 & PMCW5_LM_LOW) \
&& ((_addr) < sysblk.addrlimval)) \
|| (((_dev)->pmcw.flag5 & PMCW5_LM_HIGH) \
&& ((_addr) >= sysblk.addrlimval)) ) ))
#else /*!defined(FEATURE_ADDRESS_LIMIT_CHECKING)*/
#define CHADDRCHK(_addr,_dev) \
((_addr) > (_dev)->mainlim)
#endif /*!defined(FEATURE_ADDRESS_LIMIT_CHECKING)*/
#if !defined(_CHANNEL_C)
#define _CHANNEL_C
/*-------------------------------------------------------------------*/
/* FORMAT I/O BUFFER DATA */
/*-------------------------------------------------------------------*/
static void format_iobuf_data (RADR addr, BYTE *area, DEVBLK *dev) /*@IWZ*/
{
BYTE *a; /* -> Byte in main storage */
int i, j; /* Array subscripts */
BYTE c; /* Character work area */
area[0] = '\0';
if (addr <= dev->mainlim - 16)
{
a = dev->mainstor + addr;
j = sprintf ((char *)area,
"=>%2.2X%2.2X%2.2X%2.2X %2.2X%2.2X%2.2X%2.2X"
" %2.2X%2.2X%2.2X%2.2X %2.2X%2.2X%2.2X%2.2X ",
a[0], a[1], a[2], a[3], a[4], a[5], a[6], a[7],
a[8], a[9], a[10], a[11], a[12], a[13], a[14], a[15]);
for (i = 0; i < 16; i++)
{
c = guest_to_host(*a++);
if (!isprint(c)) c = '.';
area[j++] = c;
}
area[j] = '\0';
}
} /* end function format_iobuf_data */
/*-------------------------------------------------------------------*/
/* DISPLAY CHANNEL COMMAND WORD AND DATA */
/*-------------------------------------------------------------------*/
static void display_ccw (DEVBLK *dev, BYTE ccw[], U32 addr)
{
BYTE area[64]; /* Data display area */
format_iobuf_data (addr, area, dev);
logmsg (_("HHCCP048I %4.4X:CCW=%2.2X%2.2X%2.2X%2.2X "
"%2.2X%2.2X%2.2X%2.2X%s\n"),
dev->devnum,
ccw[0], ccw[1], ccw[2], ccw[3],
ccw[4], ccw[5], ccw[6], ccw[7], area);
} /* end function display_ccw */
/*-------------------------------------------------------------------*/
/* DISPLAY CHANNEL STATUS WORD */
/*-------------------------------------------------------------------*/
static void display_csw (DEVBLK *dev, BYTE csw[])
{
logmsg (_("HHCCP049I %4.4X:Stat=%2.2X%2.2X Count=%2.2X%2.2X "
"CCW=%2.2X%2.2X%2.2X\n"),
dev->devnum,
csw[4], csw[5], csw[6], csw[7],
csw[1], csw[2], csw[3]);
} /* end function display_csw */
/*-------------------------------------------------------------------*/
/* DISPLAY SUBCHANNEL STATUS WORD */
/*-------------------------------------------------------------------*/
static void display_scsw (DEVBLK *dev, SCSW scsw)
{
logmsg (_("HHCCP050I %4.4X:SCSW=%2.2X%2.2X%2.2X%2.2X "
"Stat=%2.2X%2.2X Count=%2.2X%2.2X "
"CCW=%2.2X%2.2X%2.2X%2.2X\n"),
dev->devnum,
scsw.flag0, scsw.flag1, scsw.flag2, scsw.flag3,
scsw.unitstat, scsw.chanstat,
scsw.count[0], scsw.count[1],
scsw.ccwaddr[0], scsw.ccwaddr[1],
scsw.ccwaddr[2], scsw.ccwaddr[3]);
} /* end function display_scsw */
/*-------------------------------------------------------------------*/
/* STORE CHANNEL ID */
/*-------------------------------------------------------------------*/
int stchan_id (REGS *regs, U16 chan)
{
U32 chanid; /* Channel identifier word */
int devcount = 0; /* #of devices on channel */
DEVBLK *dev; /* -> Device control block */
PSA_3XX *psa; /* -> Prefixed storage area */
/* Find a device on specified channel */
for (dev = sysblk.firstdev; dev != NULL; dev = dev->nextdev)
{
/* Skip the device if not on specified channel */
if ((dev->devnum & 0xFF00) != chan
|| (dev->pmcw.flag5 & PMCW5_V) == 0
#if defined(FEATURE_CHANNEL_SWITCHING)
|| regs->chanset != dev->chanset
#endif /*defined(FEATURE_CHANNEL_SWITCHING)*/
)
continue;
/* Found device on the channel */
devcount++;
break;
} /* end for(dev) */
/* Exit with condition code 3 if no devices on channel */
if (devcount == 0)
return 3;
/* Construct the channel id word */
/* According to GA22-7000-4, Page 192, 2nd paragraph,
* channel 0 is a Byte Multiplexor.. Return STIDC data
* accordingly
* ISW 20080313
*/
if(!chan)
{
chanid = CHANNEL_MPX;
}
else
{
chanid = CHANNEL_BMX;
}
/* Store the channel id word at PSA+X'A8' */
psa = (PSA_3XX*)(regs->mainstor + regs->PX);
STORE_FW(psa->chanid, chanid);
/* Exit with condition code 0 indicating channel id stored */
return 0;
} /* end function stchan_id */
/*-------------------------------------------------------------------*/
/* TEST CHANNEL */
/*-------------------------------------------------------------------*/
int testch (REGS *regs, U16 chan)
{
DEVBLK *dev; /* -> Device control block */
int devcount = 0; /* Number of devices found */
int cc = 0; /* Returned condition code */
/* Scan devices on the channel */
for (dev = sysblk.firstdev; dev != NULL; dev = dev->nextdev)
{
/* Skip the device if not on specified channel */
if ((dev->devnum & 0xFF00) != chan
|| (dev->pmcw.flag5 & PMCW5_V) == 0
#if defined(FEATURE_CHANNEL_SWITCHING)
|| regs->chanset != dev->chanset
#endif /*defined(FEATURE_CHANNEL_SWITCHING)*/
)
continue;
/* Increment device count on this channel */
devcount++;
/* Test for pending interrupt */
if (IOPENDING(dev))
{
cc = 1;
break;
}
}
/* Set condition code 3 if no devices found on the channel */
if (devcount == 0)
cc = 3;
return cc;
} /* end function testch */
/*-------------------------------------------------------------------*/
/* TEST I/O */
/*-------------------------------------------------------------------*/
int testio (REGS *regs, DEVBLK *dev, BYTE ibyte)
{
int cc; /* Condition code */
PSA_3XX *psa; /* -> Prefixed storage area */
IOINT *ioint=NULL;
UNREFERENCED(ibyte);
if (dev->ccwtrace || dev->ccwstep)
logmsg (_("HHCCP051I %4.4X: Test I/O\n"), dev->devnum);
obtain_lock (&dev->lock);
/* Test device status and set condition code */
if ((dev->busy && dev->ioactive == DEV_SYS_LOCAL)
|| dev->startpending)
{
/* Set condition code 2 if device is busy */
cc = 2;
}
else
{
if (IOPENDING(dev))
{
/* Set condition code 1 if interrupt pending */
cc = 1;
/* Store the channel status word at PSA+X'40' */
psa = (PSA_3XX*)(regs->mainstor + regs->PX);
if (dev->pcipending)
{
memcpy (psa->csw, dev->pcicsw, 8);
ioint=&dev->pciioint;
}
else
{
if(dev->pending)
{
memcpy (psa->csw, dev->csw, 8);
ioint=&dev->ioint;
}
else
{
memcpy (psa->csw, dev->attncsw, 8);
ioint=&dev->attnioint;
}
}
/* Signal console thread to redrive select */
if (dev->console)
{
SIGNAL_CONSOLE_THREAD();
}
if (dev->ccwtrace || dev->ccwstep)
display_csw (dev, psa->csw);
}
else
{
/* Set condition code 1 if device is LCS CTC */
if ( dev->ctctype == CTC_LCS )
{
cc = 1;
dev->csw[4] = 0;
dev->csw[5] = 0;
psa = (PSA_3XX*)(regs->mainstor + regs->PX);
memcpy (psa->csw, dev->csw, 8);
if (dev->ccwtrace)
{
logmsg(_("HHCCP052I TIO modification executed CC=1\n"));
display_csw (dev, dev->csw);
}
}
else
/* Set condition code 0 if device is available */
cc = 0;
}
}
/* Dequeue the interrupt */
if(ioint)
DEQUEUE_IO_INTERRUPT(ioint);
release_lock (&dev->lock);
/* Update interrupt status */
if(ioint)
{
OBTAIN_INTLOCK(regs);
UPDATE_IC_IOPENDING();
RELEASE_INTLOCK(regs);
}
/* Return the condition code */
return cc;
} /* end function testio */
/*-------------------------------------------------------------------*/
/* HALT I/O */
/*-------------------------------------------------------------------*/
int haltio (REGS *regs, DEVBLK *dev, BYTE ibyte)
{
int cc; /* Condition code */
PSA_3XX *psa; /* -> Prefixed storage area */
int pending = 0; /* New interrupt pending */
UNREFERENCED(ibyte);
if (dev->ccwtrace || dev->ccwstep)
logmsg (_("HHCCP053I %4.4X: Halt I/O\n"), dev->devnum);
obtain_lock (&dev->lock);
/* Test device status and set condition code */
if (dev->busy)
{
/* Invoke the provided halt_device routine @ISW */
/* if it has been provided by the handler @ISW */
/* code at init @ISW */
if(dev->halt_device!=NULL) /* @ISW */
{ /* @ISW */
dev->halt_device(dev); /* @ISW */
psa = (PSA_3XX*)( regs->mainstor + regs->PX );
psa->csw[4] = 0; /* Store partial CSW */
psa->csw[5] = 0;
cc = 1; /* Set CC for CSW stored */
} /* @ISW */
else
{
/* Set condition code 2 if device is busy */
cc = 2;
/* Tell channel and device to halt */
dev->scsw.flag2 |= SCSW2_FC_HALT;
/* Clear pending interrupts */
dev->pending = dev->pcipending = dev->attnpending = 0;
}
}
else if (!IOPENDING(dev) && dev->ctctype != CTC_LCS)
{
/* Set condition code 1 */
cc = 1;
/* Store the channel status word at PSA+X'40' */
psa = (PSA_3XX*)(regs->mainstor + regs->PX);
memcpy (psa->csw, dev->csw, 8);
/* Set pending interrupt */
dev->pending = pending = 1;
if (dev->ccwtrace || dev->ccwstep)
display_csw (dev, dev->csw);
}
else
{
/* Set cc 1 if interrupt is not pending and LCS CTC */
if ( dev->ctctype == CTC_LCS )
{
cc = 1;
dev->csw[4] = 0;
dev->csw[5] = 0;
psa = (PSA_3XX*)(regs->mainstor + regs->PX);
memcpy (psa->csw, dev->csw, 8);
if (dev->ccwtrace)
{
logmsg(_("HHCCP054I HIO modification executed CC=1\n"));
display_csw (dev, dev->csw);
}
}
else
/* Set condition code 0 if interrupt is pending */
cc = 0;
}
/* For 3270 device, clear any pending input */
if (dev->devtype == 0x3270)
{
dev->readpending = 0;
dev->rlen3270 = 0;
}
/* Signal console thread to redrive select */
if (dev->console)
{
SIGNAL_CONSOLE_THREAD();
}
/* Queue the interrupt */
if (pending)
QUEUE_IO_INTERRUPT (&dev->ioint);
release_lock (&dev->lock);
/* Update interrupt status */
if (pending)
{
OBTAIN_INTLOCK(regs);
UPDATE_IC_IOPENDING();
RELEASE_INTLOCK(regs);
}
/* Return the condition code */
return cc;
} /* end function haltio */
/*-------------------------------------------------------------------*/
/* CANCEL SUBCHANNEL */
/*-------------------------------------------------------------------*/
/* Input */
/* regs -> CPU register context */
/* dev -> Device control block */
/* Return value */
/* The return value is the condition code for the XSCH */
/* 0=start function cancelled (not yet implemented) */
/* 1=status pending (no action taken) */
/* 2=function not applicable */
/*-------------------------------------------------------------------*/
int cancel_subchan (REGS *regs, DEVBLK *dev)
{
int cc; /* Condition code */
UNREFERENCED(regs);
obtain_lock (&dev->lock);
#if defined(_FEATURE_IO_ASSIST)
if(SIE_MODE(regs)
&& (regs->siebk->zone != dev->pmcw.zone
|| !(dev->pmcw.flag27 & PMCW27_I)))
{
release_lock (&dev->lock);
longjmp(regs->progjmp,SIE_INTERCEPT_INST);
}
#endif
/* Check pending status */
if ((dev->pciscsw.flag3 & SCSW3_SC_PEND)
|| (dev->scsw.flag3 & SCSW3_SC_PEND)
|| (dev->attnscsw.flag3 & SCSW3_SC_PEND))
cc = 1;
else
{
cc = 2;
#if !defined(OPTION_FISHIO)
obtain_lock(&sysblk.ioqlock);
if(sysblk.ioq != NULL)
{
DEVBLK *tmp;
/* special case for head of queue */
if(sysblk.ioq == dev)
{
/* Remove device from the i/o queue */
sysblk.ioq = dev->nextioq;
cc = 0;
}
else
{
/* Search for device on i/o queue */
for(tmp = sysblk.ioq; tmp->nextioq != NULL && tmp->nextioq != dev; tmp = tmp->nextioq);
/* Remove from queue if found */
if(tmp->nextioq == dev)
{
tmp->nextioq = tmp->nextioq->nextioq;
cc = 0;
}
}
/* Reset the device */
if(!cc)
{
/* Terminate suspended channel program */
if (dev->scsw.flag3 & SCSW3_AC_SUSP)
{
dev->suspended = 0;
signal_condition (&dev->resumecond);
}
/* Reset the scsw */
dev->scsw.flag2 &= ~(SCSW2_AC_RESUM | SCSW2_FC_START | SCSW2_AC_START);
dev->scsw.flag3 &= ~(SCSW3_AC_SUSP);
/* Reset the device busy indicator */
dev->busy = dev->startpending = 0;
}
}
release_lock(&sysblk.ioqlock);
#endif /*!defined(OPTION_FISHIO)*/
}
release_lock (&dev->lock);
/* Return the condition code */
return cc;
} /* end function cancel_subchan */
/*-------------------------------------------------------------------*/
/* TEST SUBCHANNEL */
/*-------------------------------------------------------------------*/
/* Input */
/* regs -> CPU register context */
/* dev -> Device control block */
/* Output */
/* irb -> Interruption response block */
/* Return value */
/* The return value is the condition code for the TSCH */
/* instruction: 0=status was pending and is now cleared, */
/* 1=no status was pending. The IRB is updated in both cases. */
/*-------------------------------------------------------------------*/
int test_subchan (REGS *regs, DEVBLK *dev, IRB *irb)
{
int cc; /* Condition code */
#if defined(_FEATURE_IO_ASSIST)
UNREFERENCED(regs);
#endif
obtain_lock (&dev->lock);
#if defined(_FEATURE_IO_ASSIST)
if(SIE_MODE(regs)
&& (regs->siebk->zone != dev->pmcw.zone
|| !(dev->pmcw.flag27 & PMCW27_I)))
{
release_lock (&dev->lock);
longjmp(regs->progjmp,SIE_INTERCEPT_INST);
}
#endif
/* Return PCI SCSW if PCI status is pending */
if (dev->pciscsw.flag3 & SCSW3_SC_PEND)
{
#if defined(_FEATURE_IO_ASSIST)
/* For I/O assisted devices we must intercept if type B
status is present on the subchannel */
if(SIE_MODE(regs)
&& ( (regs->siebk->tschds & dev->pciscsw.unitstat)
|| (regs->siebk->tschsc & dev->pciscsw.chanstat) ) )
{
dev->pmcw.flag27 &= ~PMCW27_I;
release_lock (&dev->lock);
longjmp(regs->progjmp,SIE_INTERCEPT_IOINST);
}
#endif
/* Display the subchannel status word */
if (dev->ccwtrace || dev->ccwstep)
display_scsw (dev, dev->pciscsw);
/* Copy the PCI SCSW to the IRB */
irb->scsw = dev->pciscsw;
/* Clear the ESW and ECW in the IRB */
memset (&irb->esw, 0, sizeof(ESW));
irb->esw.lpum = 0x80;
memset (irb->ecw, 0, sizeof(irb->ecw));
/* Clear the pending PCI status */
dev->pciscsw.flag2 &= ~(SCSW2_FC | SCSW2_AC);
dev->pciscsw.flag3 &= ~(SCSW3_SC);
dev->pcipending = 0;
/* Dequeue the interrupt */
DEQUEUE_IO_INTERRUPT(&dev->pciioint);
release_lock (&dev->lock);
/* Update interrupt status */
OBTAIN_INTLOCK(regs);
UPDATE_IC_IOPENDING();
RELEASE_INTLOCK(regs);
/* Return condition code 0 to indicate status was pending */
return 0;
} /* end if(pcipending) */
/* Copy the subchannel status word to the IRB */
irb->scsw = dev->scsw;
/* Copy the extended status word to the IRB */
irb->esw = dev->esw;
/* Copy the extended control word to the IRB */
memcpy (irb->ecw, dev->ecw, sizeof(irb->ecw));
/* Test device status and set condition code */
if (dev->scsw.flag3 & SCSW3_SC_PEND)
{
#if defined(_FEATURE_IO_ASSIST)
/* For I/O assisted devices we must intercept if type B
status is present on the subchannel */
if(SIE_MODE(regs)
&& ( (regs->siebk->tschds & dev->scsw.unitstat)
|| (regs->siebk->tschsc & dev->scsw.chanstat) ) )
{
dev->pmcw.flag27 &= ~PMCW27_I;
release_lock (&dev->lock);
longjmp(regs->progjmp,SIE_INTERCEPT_IOINST);
}
#endif
/* Set condition code 0 for status pending */
cc = 0;
/* Display the subchannel status word */
if (dev->ccwtrace || dev->ccwstep)
display_scsw (dev, dev->scsw);
/* [14.3.13] If status is anything other than intermediate with
pending then clear the function control, activity control,
status control, and path not-operational bits in the SCSW */
if ((dev->scsw.flag3 & SCSW3_SC)
!= (SCSW3_SC_INTER | SCSW3_SC_PEND))
{
dev->scsw.flag2 &= ~(SCSW2_FC | SCSW2_AC);
dev->scsw.flag3 &= ~(SCSW3_AC_SUSP);
dev->scsw.flag1 &= ~(SCSW1_N);
}
else
{
/* [14.3.13] Clear the function control bits if function
code is halt and the channel program is suspended */
if ((dev->scsw.flag2 & SCSW2_FC_HALT)
&& (dev->scsw.flag3 & SCSW3_AC_SUSP))
dev->scsw.flag2 &= ~(SCSW2_FC);
/* [14.3.13] Clear the activity control bits if function
code is start+halt and channel program is suspended */
if ((dev->scsw.flag2 & (SCSW2_FC_START | SCSW2_FC_HALT))
== (SCSW2_FC_START | SCSW2_FC_HALT)
&& (dev->scsw.flag3 & SCSW3_AC_SUSP))
{
dev->scsw.flag2 &= ~(SCSW2_AC);
dev->scsw.flag3 &= ~(SCSW3_AC_SUSP);
dev->scsw.flag1 &= ~(SCSW1_N);
}
/* [14.3.13] Clear the resume pending bit if function code
is start without halt and channel program suspended */
if ((dev->scsw.flag2 & (SCSW2_FC_START | SCSW2_FC_HALT))
== SCSW2_FC_START
&& (dev->scsw.flag3 & SCSW3_AC_SUSP))
{
dev->scsw.flag2 &= ~(SCSW2_AC_RESUM);
dev->scsw.flag1 &= ~(SCSW1_N);
}
} /* end if(INTER+PEND) */
/* Clear the status bits in the SCSW */
dev->scsw.flag3 &= ~(SCSW3_SC);
}
else
{
/* Test device status and set condition code */
if (dev->attnscsw.flag3 & SCSW3_SC_PEND)
{
#if defined(_FEATURE_IO_ASSIST)
/* For I/O assisted devices we must intercept if type B
status is present on the subchannel */
if(SIE_MODE(regs)
&& ( (regs->siebk->tschds & dev->attnscsw.unitstat)
|| (regs->siebk->tschsc & dev->attnscsw.chanstat) ) )
{
dev->pmcw.flag27 &= ~PMCW27_I;
release_lock (&dev->lock);
longjmp(regs->progjmp,SIE_INTERCEPT_IOINST);
}
#endif
/* Set condition code 0 for status pending */
cc = 0;
/* Display the subchannel status word */
if (dev->ccwtrace || dev->ccwstep)
display_scsw (dev, dev->attnscsw);
/* Copy the ATTN SCSW to the IRB */
irb->scsw = dev->attnscsw;
/* Clear the ESW and ECW in the IRB */
memset (&irb->esw, 0, sizeof(ESW));
irb->esw.lpum = 0x80;
memset (irb->ecw, 0, sizeof(irb->ecw));
/* Clear the pending ATTN status */
dev->attnscsw.flag2 &= ~(SCSW2_FC | SCSW2_AC);
dev->attnscsw.flag3 &= ~(SCSW3_SC);
dev->attnpending = 0;
/* Dequeue the interrupt */
DEQUEUE_IO_INTERRUPT(&dev->attnioint);
release_lock (&dev->lock);
/* Update interrupt status */
OBTAIN_INTLOCK(regs);
UPDATE_IC_IOPENDING();
RELEASE_INTLOCK(regs);
/* Signal console thread to redrive select */
if (dev->console)
{
SIGNAL_CONSOLE_THREAD();
}
/* Return condition code 0 to indicate status was pending */
return 0;
}
else
{
/* Set condition code 1 if status not pending */
cc = 1;
}
}
/* Dequeue the interrupt */
DEQUEUE_IO_INTERRUPT(&dev->ioint);
release_lock (&dev->lock);
/* Update interrupt status */
OBTAIN_INTLOCK(regs);
UPDATE_IC_IOPENDING();
RELEASE_INTLOCK(regs);
/* Signal console thread to redrive select */
if (dev->console)
{
SIGNAL_CONSOLE_THREAD();
}
/* Return the condition code */
return cc;
} /* end function test_subchan */
/*-------------------------------------------------------------------*/
/* CLEAR SUBCHANNEL */
/*-------------------------------------------------------------------*/
/* Input */
/* regs -> CPU register context */
/* dev -> Device control block */
/*-------------------------------------------------------------------*/
void clear_subchan (REGS *regs, DEVBLK *dev)
{
int pending = 0;
UNREFERENCED(regs);
if (dev->ccwtrace || dev->ccwstep)
logmsg (_("HHCCP055I %4.4X: Clear subchannel\n"), dev->devnum);
obtain_lock (&dev->lock);
#if defined(_FEATURE_IO_ASSIST)
if(SIE_MODE(regs)
&& (regs->siebk->zone != dev->pmcw.zone
|| !(dev->pmcw.flag27 & PMCW27_I)))
{
release_lock (&dev->lock);
longjmp(regs->progjmp,SIE_INTERCEPT_INST);
}
#endif
/* If the device is busy then signal the device to clear */
if ((dev->busy && dev->ioactive == DEV_SYS_LOCAL)
|| dev->startpending)
{
/* Set clear pending condition */
dev->scsw.flag2 |= SCSW2_FC_CLEAR | SCSW2_AC_CLEAR;
/* Signal the subchannel to resume if it is suspended */
if (dev->scsw.flag3 & SCSW3_AC_SUSP)
{
dev->scsw.flag2 |= SCSW2_AC_RESUM;
signal_condition (&dev->resumecond);
}
#if !defined(NO_SIGABEND_HANDLER)
else
{
if( dev->ctctype )
signal_thread(dev->tid, SIGUSR2);
}
#endif /*!defined(NO_SIGABEND_HANDLER)*/
}
else
{
/* [15.3.2] Perform clear function subchannel modification */
dev->pmcw.pom = 0xFF;
dev->pmcw.lpum = 0x00;
dev->pmcw.pnom = 0x00;
/* [15.3.3] Perform clear function signaling and completion */
dev->scsw.flag0 = 0;
dev->scsw.flag1 = 0;
dev->scsw.flag2 &= ~(SCSW2_FC | SCSW2_AC);
dev->scsw.flag2 |= SCSW2_FC_CLEAR;
dev->scsw.flag3 &= (~(SCSW3_AC | SCSW3_SC))&0xff;
dev->scsw.flag3 |= SCSW3_SC_PEND;
store_fw (dev->scsw.ccwaddr, 0);
dev->scsw.chanstat = 0;
dev->scsw.unitstat = 0;
store_hw (dev->scsw.count, 0);
dev->pcipending = 0;
dev->pending = 1;
pending = 1;
/* For 3270 device, clear any pending input */
if (dev->devtype == 0x3270)
{
dev->readpending = 0;
dev->rlen3270 = 0;
}
/* Signal console thread to redrive select */
if (dev->console)
{
SIGNAL_CONSOLE_THREAD();
}
}
/* Queue any pending i/o interrupt */
if (pending)
QUEUE_IO_INTERRUPT (&dev->ioint);
release_lock (&dev->lock);
/* Update interrupt status */
if (pending)
{
OBTAIN_INTLOCK(regs);
UPDATE_IC_IOPENDING();
RELEASE_INTLOCK(regs);
}
} /* end function clear_subchan */
/*-------------------------------------------------------------------*/
/* HALT SUBCHANNEL */
/*-------------------------------------------------------------------*/
/* Input */
/* regs -> CPU register context */
/* dev -> Device control block */
/* Return value */
/* The return value is the condition code for the HSCH */
/* instruction: 0=Halt initiated, 1=Non-intermediate status */
/* pending, 2=Busy */
/*-------------------------------------------------------------------*/
int halt_subchan (REGS *regs, DEVBLK *dev)
{
int pending = 0;
UNREFERENCED(regs);
if (dev->ccwtrace || dev->ccwstep)
logmsg (_("HHCCP056I %4.4X: Halt subchannel\n"), dev->devnum);
obtain_lock (&dev->lock);
#if defined(_FEATURE_IO_ASSIST)
if(SIE_MODE(regs)
&& (regs->siebk->zone != dev->pmcw.zone
|| !(dev->pmcw.flag27 & PMCW27_I)))
{
release_lock (&dev->lock);
longjmp(regs->progjmp,SIE_INTERCEPT_INST);
}
#endif
/* Set condition code 1 if subchannel is status pending alone or
is status pending with alert, primary, or secondary status */
if ((dev->scsw.flag3 & SCSW3_SC) == SCSW3_SC_PEND
|| ((dev->scsw.flag3 & SCSW3_SC_PEND)
&& (dev->scsw.flag3 &
(SCSW3_SC_ALERT | SCSW3_SC_PRI | SCSW3_SC_SEC))))
{
if (dev->ccwtrace || dev->ccwstep)
logmsg (_("HHCCP057I %4.4X: Halt subchannel: cc=1\n"), dev->devnum);
release_lock (&dev->lock);
return 1;
}
/* Set condition code 2 if the halt function or the clear
function is already in progress at the subchannel */
if (dev->scsw.flag2 & (SCSW2_AC_HALT | SCSW2_AC_CLEAR))
{
if (dev->ccwtrace || dev->ccwstep)
logmsg (_("HHCCP058I %4.4X: Halt subchannel: cc=2\n"), dev->devnum);
release_lock (&dev->lock);
return 2;
}
/* If the device is busy then signal subchannel to halt */
if ((dev->busy && dev->ioactive == DEV_SYS_LOCAL)
|| dev->startpending || dev->suspended)
{
/* Set halt pending condition and reset pending condition */
dev->scsw.flag2 |= (SCSW2_FC_HALT | SCSW2_AC_HALT);
dev->scsw.flag3 &= ~SCSW3_SC_PEND;
/* Clear any pending interrupt */
dev->pending = dev->pcipending = dev->attnpending = 0;
/* Signal the subchannel to resume if it is suspended */
if (dev->scsw.flag3 & SCSW3_AC_SUSP)
{
dev->scsw.flag2 |= SCSW2_AC_RESUM;
signal_condition (&dev->resumecond);
}
#if !defined(OPTION_FISHIO)
/* Remove the device from the ioq if startpending */
obtain_lock(&sysblk.ioqlock);
if(dev->startpending)
{
if(sysblk.ioq == dev)
sysblk.ioq = dev->nextioq;
else if ( sysblk.ioq != NULL ) /* add check for empty IOQ */
{
DEVBLK *tmp;
for(tmp = sysblk.ioq; tmp->nextioq != NULL && tmp->nextioq != dev; tmp = tmp->nextioq);
if(tmp->nextioq == dev)
tmp->nextioq = tmp->nextioq->nextioq;
}
}
dev->startpending = 0;
release_lock(&sysblk.ioqlock);
#endif /*!defined(OPTION_FISHIO)*/
/* Invoke the provided halt_device routine @ISW */
/* if it has been provided by the handler @ISW */
/* code at init @ISW */
if(dev->halt_device!=NULL) /* @ISW */
{ /* @ISW */
dev->halt_device(dev); /* @ISW */
} /* @ISW */
#if !defined(NO_SIGABEND_HANDLER)
else
{
if( dev->ctctype && dev->tid)
signal_thread(dev->tid, SIGUSR2);
}
#endif /*!defined(NO_SIGABEND_HANDLER)*/
}
else
{
/* [15.4.2] Perform halt function signaling and completion */
dev->scsw.flag2 |= SCSW2_FC_HALT;
dev->scsw.flag3 |= SCSW3_SC_PEND;
dev->pcipending = 0;
dev->pending = 1;
pending = 1;
/* For 3270 device, clear any pending input */
if (dev->devtype == 0x3270)
{
dev->readpending = 0;
dev->rlen3270 = 0;
}
/* Signal console thread to redrive select */
if (dev->console)
{
SIGNAL_CONSOLE_THREAD();
}
}
/* Queue any pending i/o interrupt */
if (pending)
QUEUE_IO_INTERRUPT (&dev->ioint);
release_lock (&dev->lock);
/* Update interrupt status */
if (pending)
{
OBTAIN_INTLOCK(regs);
UPDATE_IC_IOPENDING();
RELEASE_INTLOCK(regs);
}
if (dev->ccwtrace || dev->ccwstep)
logmsg (_("HHCCP059I %4.4X: Halt subchannel: cc=0\n"), dev->devnum);
/* Return condition code zero */
return 0;
} /* end function halt_subchan */
/*-------------------------------------------------------------------*/
/* RESUME SUBCHANNEL */
/*-------------------------------------------------------------------*/
/* Input */
/* regs -> CPU register context */
/* dev -> Device control block */
/* Return value */
/* The return value is the condition code for the RSCH */
/* instruction: 0=subchannel has been made resume pending, */
/* 1=status was pending, 2=resume not allowed */
/*-------------------------------------------------------------------*/
int resume_subchan (REGS *regs, DEVBLK *dev)
{
UNREFERENCED(regs);
obtain_lock (&dev->lock);
#if defined(_FEATURE_IO_ASSIST)
if(SIE_MODE(regs)
&& (regs->siebk->zone != dev->pmcw.zone
|| !(dev->pmcw.flag27 & PMCW27_I)))
{
release_lock (&dev->lock);
longjmp(regs->progjmp,SIE_INTERCEPT_INST);
}
#endif
/* Set condition code 1 if subchannel has status pending */
if (dev->scsw.flag3 & SCSW3_SC_PEND)
{
if (dev->ccwtrace || dev->ccwstep)
logmsg (_("HHCCP060I %4.4X: Resume subchannel: cc=1\n"),
dev->devnum);
release_lock (&dev->lock);
return 1;
}
/* Set condition code 2 if subchannel has any function other
than the start function alone, is already resume pending,
or the ORB for the SSCH did not specify suspend control */
if ((dev->scsw.flag2 & SCSW2_FC) != SCSW2_FC_START
|| (dev->scsw.flag2 & SCSW2_AC_RESUM)
|| (dev->scsw.flag0 & SCSW0_S) == 0)
{
if (dev->ccwtrace || dev->ccwstep)
logmsg (_("HHCCP061I %4.4X: Resume subchannel: cc=2\n"),
dev->devnum);
release_lock (&dev->lock);
return 2;
}
/* Clear the path not-operational mask if in suspend state */
if (dev->scsw.flag3 & SCSW3_AC_SUSP)
dev->pmcw.pnom = 0x00;
/* Signal console thread to redrive select */
if (dev->console)
{
SIGNAL_CONSOLE_THREAD();
}
/* Set the resume pending flag and signal the subchannel */
dev->scsw.flag2 |= SCSW2_AC_RESUM;
signal_condition (&dev->resumecond);
release_lock (&dev->lock);
if (dev->ccwtrace || dev->ccwstep)
logmsg (_("HHCCP062I %4.4X: Resume subchannel: cc=0\n"), dev->devnum);
/* Return condition code zero */
return 0;
} /* end function resume_subchan */
/*-------------------------------------------------------------------*/
/* Reset a device to initialized status */
/* */
/* Called by: */
/* channelset_reset */
/* chp_reset */
/* io_reset */
/* */
/* Caller holds `intlock' */
/*-------------------------------------------------------------------*/
void device_reset (DEVBLK *dev)
{
obtain_lock (&dev->lock);
obtain_lock(&sysblk.iointqlk);
DEQUEUE_IO_INTERRUPT_QLOCKED(&dev->ioint);
DEQUEUE_IO_INTERRUPT_QLOCKED(&dev->pciioint);
DEQUEUE_IO_INTERRUPT_QLOCKED(&dev->attnioint);
release_lock(&sysblk.iointqlk);
dev->busy = dev->reserved = dev->pending = dev->pcipending =
dev->attnpending = dev->startpending = 0;
dev->ioactive = DEV_SYS_NONE;
if (dev->suspended)
{
dev->suspended = 0;
signal_condition (&dev->resumecond);
}
if (dev->iowaiters) signal_condition (&dev->iocond);
store_fw (dev->pmcw.intparm, 0);
dev->pmcw.flag4 &= ~PMCW4_ISC;
dev->pmcw.flag5 &= ~(PMCW5_E | PMCW5_LM | PMCW5_MM | PMCW5_D);
dev->pmcw.pnom = 0;
dev->pmcw.lpum = 0;
store_hw (dev->pmcw.mbi, 0);
dev->pmcw.flag27 &= ~PMCW27_S;
#if defined(_FEATURE_IO_ASSIST)
dev->pmcw.zone = 0;
dev->pmcw.flag25 &= ~PMCW25_VISC;
dev->pmcw.flag27 &= ~PMCW27_I;
#endif
memset (&dev->scsw, 0, sizeof(SCSW));
memset (&dev->pciscsw, 0, sizeof(SCSW));
memset (&dev->attnscsw, 0, sizeof(SCSW));
dev->readpending = 0;
dev->crwpending = 0;
dev->ckdxtdef = 0;
dev->ckdsetfm = 0;
dev->ckdlcount = 0;
dev->ckdssi = 0;
memset (dev->sense, 0, sizeof(dev->sense));
dev->sns_pending = 0;
memset (dev->pgid, 0, sizeof(dev->pgid));
/* By Adrian - Reset drive password */
memset (dev->drvpwd, 0, sizeof(dev->drvpwd));
#if defined(_FEATURE_IO_ASSIST)
dev->mainstor = sysblk.mainstor;
dev->storkeys = sysblk.storkeys;
dev->mainlim = sysblk.mainsize - 1;
#endif
dev->ioint.dev = dev;
dev->ioint.pending = 1;
dev->pciioint.dev = dev;
dev->pciioint.pcipending = 1;
dev->attnioint.dev = dev;
dev->attnioint.attnpending = 1;
#if defined(FEATURE_VM_BLOCKIO)
if (dev->vmd250env)
{
free(dev->vmd250env);
dev->vmd250env = 0 ;
}
#endif /* defined(FEATURE_VM_BLOCKIO) */
release_lock (&dev->lock);
} /* end device_reset() */
/*-------------------------------------------------------------------*/
/* Reset all devices on a particular channelset */
/* */
/* Called by: */
/* SIGP_IMPL (control.c) */
/* SIGP_IPR (control.c) */
/*-------------------------------------------------------------------*/
void channelset_reset(REGS *regs)
{
DEVBLK *dev; /* -> Device control block */
int console = 0; /* 1 = console device reset */
/* Reset each device in the configuration */
for (dev = sysblk.firstdev; dev != NULL; dev = dev->nextdev)
{
if( regs->chanset == dev->chanset)
{
if (dev->console) console = 1;
device_reset(dev);
}
}
/* Signal console thread to redrive select */
if (console)
SIGNAL_CONSOLE_THREAD();
} /* end function channelset_reset */
/*-------------------------------------------------------------------*/
/* Reset all devices on a particular chpid */
/* */
/* Called by: */
/* RHCP (Reset Channel Path) (io.c) */
/*-------------------------------------------------------------------*/
int chp_reset(REGS *regs, BYTE chpid)
{
DEVBLK *dev; /* -> Device control block */
int i;
int operational = 3;
int console = 0;
OBTAIN_INTLOCK(regs);
/* Reset each device in the configuration */
for (dev = sysblk.firstdev; dev != NULL; dev = dev->nextdev)
{
for(i = 0; i < 8; i++)
{
if((chpid == dev->pmcw.chpid[i])
&& (dev->pmcw.pim & dev->pmcw.pam & dev->pmcw.pom & (0x80 >> i)) )
{
operational = 0;
if (dev->console) console = 1;
device_reset(dev);
}
}
}
/* Signal console thread to redrive select */
if (console)
SIGNAL_CONSOLE_THREAD();
RELEASE_INTLOCK(regs);
return operational;
} /* end function chp_reset */
/*-------------------------------------------------------------------*/
/* I/O RESET */
/* Resets status of all devices ready for IPL. Note that device */
/* positioning is not affected by I/O reset; thus the system can */
/* be IPLed from current position in a tape or card reader file. */
/* */
/* Caller holds `intlock' */
/*-------------------------------------------------------------------*/
void
io_reset (void)
{
DEVBLK *dev; /* -> Device control block */
int console = 0; /* 1 = console device reset */
int i;
/* reset sclp interface */
sclp_reset();
/* Connect each channel set to its home cpu */
for (i = 0; i < MAX_CPU; i++)
if (IS_CPU_ONLINE(i))
sysblk.regs[i]->chanset = i < FEATURE_LCSS_MAX ? i : 0xFFFF;
/* Reset each device in the configuration */
for (dev = sysblk.firstdev; dev != NULL; dev = dev->nextdev)
{
if (dev->console) console = 1;
device_reset(dev);
}
/* No crws pending anymore */
OFF_IC_CHANRPT;
/* Signal console thread to redrive select */
if (console)
SIGNAL_CONSOLE_THREAD();
} /* end function io_reset */
#if !defined(OPTION_FISHIO)
/*-------------------------------------------------------------------*/
/* Set a thread's priority to its proper value */
/*-------------------------------------------------------------------*/
void adjust_thread_priority(int *newprio)
{
/* Set root mode in order to set priority */
SETMODE(ROOT);
/* Set device thread priority; ignore any errors */
setpriority(PRIO_PROCESS, 0, *newprio);
/* Back to user mode */
SETMODE(USER);
}
/*-------------------------------------------------------------------*/
/* Execute a queued I/O */
/*-------------------------------------------------------------------*/
void *device_thread (void *arg)
{
char thread_name[32];
DEVBLK *dev;
int current_priority; /* Current thread priority */
UNREFERENCED(arg);
adjust_thread_priority(&sysblk.devprio);
current_priority = getpriority(PRIO_PROCESS, 0);
obtain_lock(&sysblk.ioqlock);
sysblk.devtnbr++;
if (sysblk.devtnbr > sysblk.devthwm)
sysblk.devthwm = sysblk.devtnbr;
while (1)
{
while ((dev=sysblk.ioq) != NULL)
{
snprintf ( thread_name, sizeof(thread_name),
"device %4.4X thread", dev->devnum );
thread_name[sizeof(thread_name)-1]=0;
SET_THREAD_NAME(thread_name);
sysblk.ioq = dev->nextioq;
dev->tid = thread_id();
/* Set priority to requested device priority */
if (dev->devprio != current_priority)
adjust_thread_priority(&dev->devprio);
current_priority = dev->devprio;
release_lock (&sysblk.ioqlock);
call_execute_ccw_chain(sysblk.arch_mode, dev);
obtain_lock(&sysblk.ioqlock);
dev->tid = 0;
}
SET_THREAD_NAME("idle device thread");
if (sysblk.devtmax < 0
|| (sysblk.devtmax == 0 && sysblk.devtwait > 3)
|| (sysblk.devtmax > 0 && sysblk.devtnbr > sysblk.devtmax)
|| (sysblk.shutdown))
break;
/* Wait for work to arrive */
sysblk.devtwait++;
wait_condition (&sysblk.ioqcond, &sysblk.ioqlock);
}
sysblk.devtnbr--;
release_lock (&sysblk.ioqlock);
return NULL;
} /* end function device_thread */
#endif // !defined(OPTION_FISHIO)
#endif /*!defined(_CHANNEL_C)*/
/*-------------------------------------------------------------------*/
/* RAISE A PCI INTERRUPT */
/* This function is called during execution of a channel program */
/* whenever a CCW is fetched which has the CCW_FLAGS_PCI flag set */
/*-------------------------------------------------------------------*/
/* Input */
/* dev -> Device control block */
/* ccwkey = Key in which channel program is executing */
/* ccwfmt = CCW format (0 or 1) */
/* ccwaddr = Address of next CCW */
/* Output */
/* The PCI CSW or SCSW is saved in the device block, and the */
/* pcipending flag is set, and an I/O interrupt is scheduled. */
/*-------------------------------------------------------------------*/
static void ARCH_DEP(raise_pci) (
DEVBLK *dev, /* -> Device block */
BYTE ccwkey, /* Bits 0-3=key, 4-7=zeroes */
BYTE ccwfmt, /* CCW format (0 or 1) */
U32 ccwaddr) /* Main storage addr of CCW */
{
#if !defined(FEATURE_CHANNEL_SUBSYSTEM)
UNREFERENCED(ccwfmt);
#endif
IODELAY(dev);
obtain_lock (&dev->lock);
#ifdef FEATURE_S370_CHANNEL
/* Save the PCI CSW replacing any previous pending PCI */
dev->pcicsw[0] = ccwkey;
dev->pcicsw[1] = (ccwaddr & 0xFF0000) >> 16;
dev->pcicsw[2] = (ccwaddr & 0xFF00) >> 8;
dev->pcicsw[3] = ccwaddr & 0xFF;
dev->pcicsw[4] = 0;
dev->pcicsw[5] = CSW_PCI;
dev->pcicsw[6] = 0;
dev->pcicsw[7] = 0;
#endif /*FEATURE_S370_CHANNEL*/
#ifdef FEATURE_CHANNEL_SUBSYSTEM
dev->pciscsw.flag0 = ccwkey & SCSW0_KEY;
dev->pciscsw.flag1 = (ccwfmt == 1 ? SCSW1_F : 0);
dev->pciscsw.flag2 = SCSW2_FC_START;
dev->pciscsw.flag3 = SCSW3_AC_SCHAC | SCSW3_AC_DEVAC
| SCSW3_SC_INTER | SCSW3_SC_PEND;
STORE_FW(dev->pciscsw.ccwaddr,ccwaddr);
dev->pciscsw.unitstat = 0;
dev->pciscsw.chanstat = CSW_PCI;
store_hw (dev->pciscsw.count, 0);
#endif /*FEATURE_CHANNEL_SUBSYSTEM*/
/* Queue the PCI pending interrupt */
QUEUE_IO_INTERRUPT(&dev->pciioint);
release_lock (&dev->lock);
/* Update interrupt status */
OBTAIN_INTLOCK(devregs(dev));
UPDATE_IC_IOPENDING();
RELEASE_INTLOCK(devregs(dev));
} /* end function raise_pci */
/*-------------------------------------------------------------------*/
/* FETCH A CHANNEL COMMAND WORD FROM MAIN STORAGE */
/*-------------------------------------------------------------------*/
static void ARCH_DEP(fetch_ccw) (
DEVBLK *dev, /* -> Device block */
BYTE ccwkey, /* Bits 0-3=key, 4-7=zeroes */
BYTE ccwfmt, /* CCW format (0 or 1) @IWZ*/
U32 ccwaddr, /* Main storage addr of CCW */
BYTE *code, /* Returned operation code */
U32 *addr, /* Returned data address */
BYTE *flags, /* Returned flags */
U16 *count, /* Returned data count */
BYTE *chanstat) /* Returned channel status */
{
BYTE storkey; /* Storage key */
BYTE *ccw; /* CCW pointer */
UNREFERENCED_370(dev);
*code=0;
*count=0;
*flags=0;
*addr=0;
/* Channel program check if CCW is not on a doubleword
boundary or is outside limit of main storage */
if ( (ccwaddr & 0x00000007) || CHADDRCHK(ccwaddr, dev) )
{
*chanstat = CSW_PROGC;
return;
}
/* Channel protection check if CCW is fetch protected */
storkey = STORAGE_KEY(ccwaddr, dev);
if (ccwkey != 0 && (storkey & STORKEY_FETCH)
&& (storkey & STORKEY_KEY) != ccwkey)
{
*chanstat = CSW_PROTC;
return;
}
/* Set the main storage reference bit for the CCW location */
STORAGE_KEY(ccwaddr, dev) |= STORKEY_REF;
/* Point to the CCW in main storage */
ccw = dev->mainstor + ccwaddr;
/* Extract CCW opcode, flags, byte count, and data address */
if (ccwfmt == 0)
{
*code = ccw[0];
*addr = ((U32)(ccw[1]) << 16) | ((U32)(ccw[2]) << 8)
| ccw[3];
*flags = ccw[4];
*count = ((U16)(ccw[6]) << 8) | ccw[7];
}
else
{
*code = ccw[0];
*flags = ccw[1];
*count = ((U16)(ccw[2]) << 8) | ccw[3];
*addr = ((U32)(ccw[4]) << 24) | ((U32)(ccw[5]) << 16)
| ((U32)(ccw[6]) << 8) | ccw[7];
}
} /* end function fetch_ccw */
/*-------------------------------------------------------------------*/
/* FETCH AN INDIRECT DATA ADDRESS WORD FROM MAIN STORAGE */
/*-------------------------------------------------------------------*/
static void ARCH_DEP(fetch_idaw) (
DEVBLK *dev, /* -> Device block */
BYTE code, /* CCW operation code */
BYTE ccwkey, /* Bits 0-3=key, 4-7=zeroes */
BYTE idawfmt, /* IDAW format (1 or 2) @IWZ*/
U16 idapmask, /* IDA page size - 1 @IWZ*/
int idaseq, /* 0=1st IDAW */
U32 idawaddr, /* Main storage addr of IDAW */
RADR *addr, /* Returned IDAW content @IWZ*/
U16 *len, /* Returned IDA data length */
BYTE *chanstat) /* Returned channel status */
{
RADR idaw; /* Contents of IDAW @IWZ*/
U32 idaw1; /* Format-1 IDAW @IWZ*/
U64 idaw2; /* Format-2 IDAW @IWZ*/
RADR idapage; /* Addr of next IDA page @IWZ*/
U16 idalen; /* #of bytes until next page */
BYTE storkey; /* Storage key */
UNREFERENCED_370(dev);
*addr = 0;
*len = 0;
/* Channel program check if IDAW is not on correct @IWZ
boundary or is outside limit of main storage */
if ((idawaddr & ((idawfmt == 2) ? 0x07 : 0x03)) /*@IWZ*/
|| CHADDRCHK(idawaddr, dev) )
{
*chanstat = CSW_PROGC;
return;
}
/* Channel protection check if IDAW is fetch protected */
storkey = STORAGE_KEY(idawaddr, dev);
if (ccwkey != 0 && (storkey & STORKEY_FETCH)
&& (storkey & STORKEY_KEY) != ccwkey)
{
*chanstat = CSW_PROTC;
return;
}
/* Set the main storage reference bit for the IDAW location */
STORAGE_KEY(idawaddr, dev) |= STORKEY_REF;
/* Fetch IDAW from main storage */
if (idawfmt == 2) /*@IWZ*/
{ /*@IWZ*/
/* Fetch format-2 IDAW */ /*@IWZ*/
FETCH_DW(idaw2, dev->mainstor + idawaddr); /*@IWZ*/
#ifndef FEATURE_ESAME /*@IWZ*/
/* Channel program check in ESA/390 mode
if the format-2 IDAW exceeds 2GB-1 */ /*@IWZ*/
if (idaw2 > 0x7FFFFFFF) /*@IWZ*/
{ /*@IWZ*/
*chanstat = CSW_PROGC; /*@IWZ*/
return; /*@IWZ*/
} /*@IWZ*/
#endif /*!FEATURE_ESAME*/ /*@IWZ*/
/* Save contents of format-2 IDAW */ /*@IWZ*/
idaw = idaw2; /*@IWZ*/
} /*@IWZ*/
else /*@IWZ*/
{ /*@IWZ*/
/* Fetch format-1 IDAW */ /*@IWZ*/
FETCH_FW(idaw1, dev->mainstor + idawaddr); /*@IWZ*/
/* Channel program check if bit 0 of
the format-1 IDAW is not zero */ /*@IWZ*/
if (idaw1 & 0x80000000) /*@IWZ*/
{ /*@IWZ*/
*chanstat = CSW_PROGC; /*@IWZ*/
return; /*@IWZ*/
} /*@IWZ*/
/* Save contents of format-1 IDAW */ /*@IWZ*/
idaw = idaw1; /*@IWZ*/
} /*@IWZ*/
/* Channel program check if IDAW data
location is outside main storage */
if ( CHADDRCHK(idaw, dev) )
{
*chanstat = CSW_PROGC;
return;
}
/* Channel program check if IDAW data location is not
on a page boundary, except for the first IDAW */ /*@IWZ*/
if (IS_CCW_RDBACK (code))
{
if (idaseq > 0 && ((idaw+1) & idapmask) != 0)
{
*chanstat = CSW_PROGC;
return;
}
/* Calculate address of next page boundary */
idapage = (idaw & ~idapmask);
idalen = (idaw - idapage) + 1;
/* Return the address and length for this IDAW */
*addr = idaw;
*len = idalen;
}
else
{
if (idaseq > 0 && (idaw & idapmask) != 0) /*@IWZ*/
{
*chanstat = CSW_PROGC;
return;
}
/* Calculate address of next page boundary */ /*@IWZ*/
idapage = (idaw + idapmask + 1) & ~idapmask; /*@IWZ*/
idalen = idapage - idaw;
/* Return the address and length for this IDAW */
*addr = idaw;
*len = idalen;
}
} /* end function fetch_idaw */
#if defined(FEATURE_MIDAW) /*@MW*/
/*-------------------------------------------------------------------*/
/* FETCH A MODIFIED INDIRECT DATA ADDRESS WORD FROM MAIN STORAGE @MW*/
/*-------------------------------------------------------------------*/
static void ARCH_DEP(fetch_midaw) ( /*@MW*/
DEVBLK *dev, /* -> Device block */
BYTE code, /* CCW operation code */
BYTE ccwkey, /* Bits 0-3=key, 4-7=zeroes */
int midawseq, /* 0=1st MIDAW */
U32 midawadr, /* Main storage addr of MIDAW*/
RADR *addr, /* Returned MIDAW content */
U16 *len, /* Returned MIDAW data length*/
BYTE *flags, /* Returned MIDAW flags */
BYTE *chanstat) /* Returned channel status */
{
U64 mword1, mword2; /* MIDAW high and low words */
RADR mdaddr; /* Data address from MIDAW */
U16 mcount; /* Count field from MIDAW */
BYTE mflags; /* Flags byte from MIDAW */
BYTE storkey; /* Storage key */
U16 maxlen; /* Maximum allowable length */
UNREFERENCED_370(dev);
/* Channel program check if MIDAW is not on quadword
boundary or is outside limit of main storage */
if ((midawadr & 0x0F)
|| CHADDRCHK(midawadr, dev) )
{
*chanstat = CSW_PROGC;
return;
}
/* Channel program check if MIDAW list crosses a page boundary */
if (midawseq > 0 && (midawadr & PAGEFRAME_BYTEMASK) == 0)
{
*chanstat = CSW_PROGC;
return;
}
/* Channel protection check if MIDAW is fetch protected */
storkey = STORAGE_KEY(midawadr, dev);
if (ccwkey != 0 && (storkey & STORKEY_FETCH)
&& (storkey & STORKEY_KEY) != ccwkey)
{
*chanstat = CSW_PROTC;
return;
}
/* Set the main storage reference bit for the MIDAW location */
STORAGE_KEY(midawadr, dev) |= STORKEY_REF;
/* Fetch MIDAW from main storage (MIDAW is quadword
aligned and so cannot cross a page boundary) */
FETCH_DW(mword1, dev->mainstor + midawadr);
FETCH_DW(mword2, dev->mainstor + midawadr + 8);
/* Channel program check in reserved bits are non-zero */
if (mword1 & 0xFFFFFFFFFF000000ULL)
{
*chanstat = CSW_PROGC;
return;
}
/* Extract fields from MIDAW */
mflags = mword1 >> 16;
mcount = mword1 & 0xFFFF;
mdaddr = (RADR)mword2;
/* Channel program check if data transfer interrupt flag is set */
if (mflags & MIDAW_DTI)
{
*chanstat = CSW_PROGC;
return;
}
/* Channel program check if MIDAW count is zero */
if (mcount == 0)
{
*chanstat = CSW_PROGC;
return;
}
/* Channel program check if MIDAW data
location is outside main storage */
if ( CHADDRCHK(mdaddr, dev) )
{
*chanstat = CSW_PROGC;
return;
}
/* Channel program check if skipping not in effect
and the MIDAW data area crosses a page boundary */
maxlen = (IS_CCW_RDBACK(code)) ?
mdaddr - (mdaddr & PAGEFRAME_PAGEMASK) + 1 :
(mdaddr | PAGEFRAME_BYTEMASK) - mdaddr + 1 ;
if ((mflags & MIDAW_SKIP) == 0 && mcount > maxlen)
{
*chanstat = CSW_PROGC;
return;
}
/* Return the data address, length, flags for this MIDAW */
*addr = mdaddr;
*len = mcount;
*flags = mflags;
} /* end function fetch_midaw */ /*@MW*/
#endif /*defined(FEATURE_MIDAW)*/ /*@MW*/
/*-------------------------------------------------------------------*/
/* COPY DATA BETWEEN CHANNEL I/O BUFFER AND MAIN STORAGE */
/*-------------------------------------------------------------------*/
static void ARCH_DEP(copy_iobuf) (
DEVBLK *dev, /* -> Device block */
BYTE code, /* CCW operation code */
BYTE flags, /* CCW flags */
U32 addr, /* Data address */
U16 count, /* Data count */
BYTE ccwkey, /* Protection key */
BYTE idawfmt, /* IDAW format (1 or 2) @IWZ*/
U16 idapmask, /* IDA page size - 1 @IWZ*/
BYTE *iobuf, /* -> Channel I/O buffer */
BYTE *chanstat) /* Returned channel status */
{
U32 idawaddr; /* Main storage addr of IDAW */
U16 idacount; /* IDA bytes remaining */
int idaseq; /* IDA sequence number */
RADR idadata; /* IDA data address @IWZ*/
U16 idalen; /* IDA data length */
BYTE storkey; /* Storage key */
RADR page,startpage,endpage; /* Storage key pages */
BYTE readcmd; /* 1=READ, SENSE, or RDBACK */
BYTE area[64]; /* Data display area */
#if defined(FEATURE_MIDAW) /*@MW*/
int midawseq; /* MIDAW counter (0=1st) @MW*/
U32 midawptr; /* Real addr of MIDAW @MW*/
U16 midawrem; /* CCW bytes remaining @MW*/
U16 midawlen=0; /* MIDAW data length @MW*/
RADR midawdat=0; /* MIDAW data area addr @MW*/
BYTE midawflg; /* MIDAW flags @MW*/
#endif /*defined(FEATURE_MIDAW)*/ /*@MW*/
/* Exit if no bytes are to be copied */
if (count == 0)
return;
/* Set flag to indicate direction of data movement */
readcmd = IS_CCW_READ(code)
|| IS_CCW_SENSE(code)
|| IS_CCW_RDBACK(code);
#if defined(FEATURE_MIDAW) /*@MW*/
/* Move data when modified indirect data addressing is used */
if (flags & CCW_FLAGS_MIDAW)
{
midawptr = addr;
midawrem = count;
midawflg = 0;
for (midawseq = 0;
midawrem > 0 && (midawflg & MIDAW_LAST) == 0;
midawseq++)
{
/* Fetch MIDAW and set data address, length, flags */
ARCH_DEP(fetch_midaw) (dev, code, ccwkey,
midawseq, midawptr,
&midawdat, &midawlen, &midawflg, chanstat);
/* Exit if fetch_midaw detected channel program check */
if (*chanstat != 0) return;
/* Channel program check if MIDAW length
exceeds the remaining CCW count */
if (midawlen > midawrem)
{
*chanstat = CSW_PROGC;
return;
}
/* Perform data movement unless SKIP flag is set in MIDAW */
if ((midawflg & MIDAW_SKIP) ==0)
{
/* Note: MIDAW data area cannot cross a page boundary
The fetch_midaw function enforces this restriction */
/* Channel protection check if MIDAW data location is
fetch protected, or if location is store protected
and command is READ, READ BACKWARD, or SENSE */
storkey = STORAGE_KEY(midawdat, dev);
if (ccwkey != 0 && (storkey & STORKEY_KEY) != ccwkey
&& ((storkey & STORKEY_FETCH) || readcmd))
{
*chanstat = CSW_PROTC;
return;
}
/* Set the main storage reference and change bits */
STORAGE_KEY(midawdat, dev) |= (readcmd ?
(STORKEY_REF|STORKEY_CHANGE) : STORKEY_REF);
/* Copy data between main storage and channel buffer */
if (IS_CCW_RDBACK(code))
{
midawdat = (midawdat - midawlen) + 1;
memcpy (dev->mainstor + midawdat,
iobuf + dev->curblkrem + midawrem - midawlen,
midawlen);
/* Decrement buffer pointer */
iobuf -= midawlen;
}
else
{
if (readcmd)
memcpy (dev->mainstor + midawdat, iobuf, midawlen);
else
memcpy (iobuf, dev->mainstor + midawdat, midawlen);
/* Increment buffer pointer */
iobuf += midawlen;
}
} /* end if(!MIDAW_FLAG_SKIP) */
/* Display the MIDAW if CCW tracing is on */
if (dev->ccwtrace || dev->ccwstep)
{
format_iobuf_data (midawdat, area, dev);
logmsg ( _("HHCCP078I "
"%4.4X:MIDAW=%2.2X %4.4"I16_FMT"X %16.16"I64_FMT"X\n"
"%4.4X:------------- %s\n"),
dev->devnum, midawflg, midawlen, (U64)midawdat,
dev->devnum, area);
}
/* Decrement remaining count */
midawrem -= midawlen;
/* Increment to next MIDAW address */
midawptr += 16;
} /* end for(midawseq) */
/* Channel program check if sum of MIDAW lengths
did not exhaust the CCW count */
if (midawrem > 0)
{
*chanstat = CSW_PROGC;
return;
}
} /* end if(CCW_FLAGS_MIDAW) */ /*@MW*/
else /*@MW*/
#endif /*defined(FEATURE_MIDAW)*/ /*@MW*/
/* Move data when indirect data addressing is used */
if (flags & CCW_FLAGS_IDA)
{
idawaddr = addr;
idacount = count;
for (idaseq = 0; idacount > 0; idaseq++)
{
/* Fetch the IDAW and set IDA pointer and length */
ARCH_DEP(fetch_idaw) (dev, code, ccwkey, idawfmt, /*@IWZ*/
idapmask, idaseq, idawaddr, /*@IWZ*/
&idadata, &idalen, chanstat);
/* Exit if fetch_idaw detected channel program check */
if (*chanstat != 0) return;
/* Channel protection check if IDAW data location is
fetch protected, or if location is store protected
and command is READ, READ BACKWARD, or SENSE */
storkey = STORAGE_KEY(idadata, dev);
if (ccwkey != 0 && (storkey & STORKEY_KEY) != ccwkey
&& ((storkey & STORKEY_FETCH) || readcmd))
{
*chanstat = CSW_PROTC;
return;
}
/* Reduce length if less than one page remaining */
if (idalen > idacount) idalen = idacount;
/* Set the main storage reference and change bits */
STORAGE_KEY(idadata, dev) |=
(readcmd ? (STORKEY_REF|STORKEY_CHANGE) : STORKEY_REF);
/* Copy data between main storage and channel buffer */
if (IS_CCW_RDBACK(code))
{
idadata = (idadata - idalen) + 1;
memcpy (dev->mainstor + idadata,
iobuf + dev->curblkrem + idacount - idalen, idalen);
}
else
{
if (readcmd)
memcpy (dev->mainstor + idadata, iobuf, idalen);
else
memcpy (iobuf, dev->mainstor + idadata, idalen);
/*
JRJ: I believe that the following line of code
code is suspect, because data chaining adds the
used length later, as needed. Also, I note that
this kind of thing is not done in non-IDA mode.
Finally, since iobuf is not used for anything after
this (in IDA mode), it probably doesn't hurt anything.
*/
/* rbowler:
I disagree with the above comment. Here we are in a
loop processing a list of IDAWs and it is necessary
to update the iobuf pointer so that it is correctly
positioned ready for the data to be read or written
by the subsequent IDAW */
/* Increment buffer pointer */
iobuf += idalen;
}
/* Display the IDAW if CCW tracing is on */
if (dev->ccwtrace || dev->ccwstep)
{
format_iobuf_data (idadata, area, dev);
if (idawfmt == 1) /*@IWZ*/
{ /*@IWZ*/
logmsg ( _("HHCCP063I " /*@IWZ*/
"%4.4X:IDAW=%8.8"I32_FMT"X Len=%3.3"I16_FMT"X%s\n"),
dev->devnum, (U32)idadata, idalen, /*@IWZ*/
area); /*@IWZ*/
} else { /*@IWZ*/
logmsg ( _("HHCCP064I " /*@IWZ*/
"%4.4X:IDAW=%16.16"I64_FMT"X Len=%4.4"I16_FMT"X\n"
"%4.4X:---------------------%s\n"), /*@IWZ*/
dev->devnum, (U64)idadata, idalen,
dev->devnum, area); /*@IWZ*/
}
}
/* Decrement remaining count, increment buffer pointer */
idacount -= idalen;
/* Increment to next IDAW address */
idawaddr += (idawfmt == 1) ? 4 : 8;
} /* end for(idaseq) */
} else { /* Non-IDA data addressing */
/* Point to start of data for read backward command */
if (IS_CCW_RDBACK (code))
{
addr = addr - count + 1;
}
/* Channel program check if data is outside main storage */
if ( CHADDRCHK(addr, dev) || CHADDRCHK(addr + (count - 1), dev) )
{
*chanstat = CSW_PROGC;
return;
}
/* Channel protection check if any data is fetch protected,
or if location is store protected and command is READ,
READ BACKWARD, or SENSE */
startpage = addr;
endpage = addr + (count - 1);
for (page = startpage & STORAGE_KEY_PAGEMASK;
page <= (endpage | STORAGE_KEY_BYTEMASK);
page += STORAGE_KEY_PAGESIZE)
{
storkey = STORAGE_KEY(page, dev);
if (ccwkey != 0 && (storkey & STORKEY_KEY) != ccwkey
&& ((storkey & STORKEY_FETCH) || readcmd))
{
*chanstat = CSW_PROTC;
return;
}
} /* end for(page) */
/* Set the main storage reference and change bits */
for (page = startpage & STORAGE_KEY_PAGEMASK;
page <= (endpage | STORAGE_KEY_BYTEMASK);
page += STORAGE_KEY_PAGESIZE)
{
STORAGE_KEY(page, dev) |=
(readcmd ? (STORKEY_REF|STORKEY_CHANGE) : STORKEY_REF);
} /* end for(page) */
/* Copy data between main storage and channel buffer */
if (readcmd)
{
if (IS_CCW_RDBACK(code))
{
/* read backward - use END of buffer */
memcpy(dev->mainstor + addr,iobuf + dev->curblkrem, count);
}
else /* read forward */
{
memcpy (dev->mainstor + addr, iobuf, count);
}
}
else
{
memcpy (iobuf, dev->mainstor + addr, count);
}
} /* end if(!IDA) */
} /* end function copy_iobuf */
/*-------------------------------------------------------------------*/
/* DEVICE ATTENTION */
/* Raises an unsolicited interrupt condition for a specified device. */
/* Return value is 0 if successful, 1 if device is busy or pending */
/* or 3 if subchannel is not valid or not enabled */
/*-------------------------------------------------------------------*/
DLL_EXPORT int ARCH_DEP(device_attention) (DEVBLK *dev, BYTE unitstat)
{
obtain_lock (&dev->lock);
if (dev->hnd->attention) (dev->hnd->attention) (dev);
#ifdef FEATURE_CHANNEL_SUBSYSTEM
/* If subchannel not valid and enabled, do not present interrupt */
if ((dev->pmcw.flag5 & PMCW5_V) == 0
|| (dev->pmcw.flag5 & PMCW5_E) == 0)
{
release_lock (&dev->lock);
return 3;
}
#endif /*FEATURE_CHANNEL_SUBSYSTEM*/
/* If device is already busy or interrupt pending */
if (dev->busy || IOPENDING(dev) || (dev->scsw.flag3 & SCSW3_SC_PEND))
{
/* Resume the suspended device with attention set */
if(dev->scsw.flag3 & SCSW3_AC_SUSP)
{
dev->scsw.flag3 |= SCSW3_SC_ALERT | SCSW3_SC_PEND;
dev->scsw.unitstat |= unitstat;
dev->scsw.flag2 |= SCSW2_AC_RESUM;
signal_condition(&dev->resumecond);
release_lock (&dev->lock);
if (dev->ccwtrace || dev->ccwstep)
logmsg (_("HHCCP065I DEV%4.4X: attention signalled\n"),
dev->devnum);
return 0;
}
release_lock (&dev->lock);
return 1;
}
if (dev->ccwtrace || dev->ccwstep)
logmsg (_("HHCCP066I DEV%4.4X: attention\n"), dev->devnum);
#ifdef FEATURE_S370_CHANNEL
/* Set CSW for attention interrupt */
dev->attncsw[0] = 0;
dev->attncsw[1] = 0;
dev->attncsw[2] = 0;
dev->attncsw[3] = 0;
dev->attncsw[4] = unitstat;
dev->attncsw[5] = 0;
dev->attncsw[6] = 0;
dev->attncsw[7] = 0;
#endif /*FEATURE_S370_CHANNEL*/
#ifdef FEATURE_CHANNEL_SUBSYSTEM
/* Set SCSW for attention interrupt */
dev->attnscsw.flag0 = 0;
dev->attnscsw.flag1 = 0;
dev->attnscsw.flag2 = 0;
dev->attnscsw.flag3 = SCSW3_SC_ALERT | SCSW3_SC_PEND;
store_fw (dev->attnscsw.ccwaddr, 0);
dev->attnscsw.unitstat = unitstat;
dev->attnscsw.chanstat = 0;
store_hw (dev->attnscsw.count, 0);
#endif /*FEATURE_CHANNEL_SUBSYSTEM*/
/* Queue the attention interrupt */
QUEUE_IO_INTERRUPT (&dev->attnioint);
release_lock (&dev->lock);
/* Update interrupt status */
OBTAIN_INTLOCK(devregs(dev));
UPDATE_IC_IOPENDING();
RELEASE_INTLOCK(devregs(dev));
return 0;
} /* end function device_attention */
/*-------------------------------------------------------------------*/
/* START A CHANNEL PROGRAM */
/* This function is called by the SIO and SSCH instructions */
/*-------------------------------------------------------------------*/
/* Input */
/* dev -> Device control block */
/* orb -> Operation request block @IWZ*/
/* Output */
/* The I/O parameters are stored in the device block, and a */
/* thread is created to execute the CCW chain asynchronously. */
/* The return value is the condition code for the SIO or */
/* SSCH instruction. */
/* Note */
/* For S/370 SIO, only the protect key and CCW address are */
/* valid, all other ORB parameters are set to zero. */
/*-------------------------------------------------------------------*/
int ARCH_DEP(startio) (REGS *regs, DEVBLK *dev, ORB *orb) /*@IWZ*/
{
int syncio; /* 1=Do synchronous I/O */
#if !defined(OPTION_FISHIO)
int rc; /* Return code */
DEVBLK *previoq, *ioq; /* Device I/O queue pointers */
#endif // !defined(OPTION_FISHIO)
obtain_lock (&dev->lock);
dev->regs = NULL;
dev->syncio_active = dev->syncio_retry = 0;
#if defined(_FEATURE_IO_ASSIST)
if(SIE_MODE(regs)
&& (regs->siebk->zone != dev->pmcw.zone
|| !(dev->pmcw.flag27 & PMCW27_I)))
{
release_lock (&dev->lock);
longjmp(regs->progjmp,SIE_INTERCEPT_INST);
}
#endif
#ifdef FEATURE_CHANNEL_SUBSYSTEM
/* Return condition code 1 if status pending */
if ((dev->scsw.flag3 & SCSW3_SC_PEND)
|| (dev->pciscsw.flag3 & SCSW3_SC_PEND)
|| (dev->attnscsw.flag3 & SCSW3_SC_PEND))
{
release_lock (&dev->lock);
return 1;
}
#endif /*FEATURE_CHANNEL_SUBSYSTEM*/
/* Return condition code 2 if device is busy */
if ((dev->busy && dev->ioactive == DEV_SYS_LOCAL)
|| dev->startpending)
{
release_lock (&dev->lock);
return 2;
}
/* Set the device busy indicator */
dev->busy = dev->startpending = 1;
/* Initialize the subchannel status word */
memset (&dev->scsw, 0, sizeof(SCSW));
memset (&dev->pciscsw, 0, sizeof(SCSW));
memset (&dev->attnscsw, 0, sizeof(SCSW));
dev->scsw.flag0 = (orb->flag4 & SCSW0_KEY); /*@IWZ*/
if (orb->flag4 & ORB4_S) dev->scsw.flag0 |= SCSW0_S; /*@IWZ*/
if (orb->flag5 & ORB5_F) dev->scsw.flag1 |= SCSW1_F; /*@IWZ*/
if (orb->flag5 & ORB5_P) dev->scsw.flag1 |= SCSW1_P; /*@IWZ*/
if (orb->flag5 & ORB5_I) dev->scsw.flag1 |= SCSW1_I; /*@IWZ*/
if (orb->flag5 & ORB5_A) dev->scsw.flag1 |= SCSW1_A; /*@IWZ*/
if (orb->flag5 & ORB5_U) dev->scsw.flag1 |= SCSW1_U; /*@IWZ*/
/* Make the subchannel start-pending */
dev->scsw.flag2 = SCSW2_FC_START | SCSW2_AC_START;
/* Copy the I/O parameter to the path management control word */
memcpy (dev->pmcw.intparm, orb->intparm, /*@IWZ*/
sizeof(dev->pmcw.intparm)); /*@IWZ*/
/* Signal console thread to redrive select */
if (dev->console)
{
SIGNAL_CONSOLE_THREAD();
}
/* Store the start I/O parameters in the device block */
memcpy (&dev->orb, orb, sizeof(ORB)); /*@IWZ*/
/* Schedule the I/O. The various methods are a direct
* correlation to the interest in the subject:
* [1] Synchronous I/O. Attempts to complete the channel program
* in the cpu thread to avoid any threads overhead.
* [2] FishIO. Use native win32 APIs to coordinate I/O
* thread scheduling.
* [3] Device threads. Queue the I/O and signal a device thread.
* Eliminates the overhead of thead creation/termination.
* [4] Original. Create a thread to execute this I/O
*/
/* Determine if we can do synchronous I/O */
if (dev->syncio == 1)
syncio = 1;
else if (dev->syncio == 2 && fetch_fw(dev->orb.ccwaddr) < dev->mainlim)
{
dev->code = dev->mainstor[fetch_fw(dev->orb.ccwaddr)];
syncio = IS_CCW_TIC(dev->code) || IS_CCW_SENSE(dev->code)
|| IS_CCW_IMMEDIATE(dev);
}
else
syncio = 0;
if (syncio && dev->ioactive == DEV_SYS_NONE
#ifdef OPTION_IODELAY_KLUDGE
&& sysblk.iodelay < 1
#endif /*OPTION_IODELAY_KLUDGE*/
)
{
/* Initiate synchronous I/O */
dev->syncio_active = 1;
dev->ioactive = DEV_SYS_LOCAL;
dev->regs = regs;
release_lock (&dev->lock);
/*
* `syncio' is set with intlock held. This allows
* SYNCHRONIZE_CPUS to consider this CPU waiting while
* performing synchronous i/o.
*/
if (regs->cpubit != sysblk.started_mask)
{
OBTAIN_INTLOCK(regs);
regs->hostregs->syncio = 1;
RELEASE_INTLOCK(regs);
}
call_execute_ccw_chain(sysblk.arch_mode, dev);
/* Return if retry not required */
if (regs->hostregs->syncio)
{
OBTAIN_INTLOCK(regs);
regs->hostregs->syncio = 0;
RELEASE_INTLOCK(regs);
}
dev->regs = NULL;
dev->syncio_active = 0;
if (!dev->syncio_retry)
return 0;
/*
* syncio_retry gets turned off after the execute ccw
* device handler routine is called for the first time
*/
}
else
release_lock (&dev->lock);
#if defined(OPTION_FISHIO)
return ScheduleIORequest( dev, dev->devnum, &dev->devprio );
#else // !defined(OPTION_FISHIO)
if (sysblk.devtmax >= 0)
{
/* Queue the I/O request */
obtain_lock (&sysblk.ioqlock);
/* Insert the device into the I/O queue */
for (previoq = NULL, ioq = sysblk.ioq; ioq; ioq = ioq->nextioq)
{
if (dev->priority < ioq->priority) break;
previoq = ioq;
}
dev->nextioq = ioq;
if (previoq) previoq->nextioq = dev;
else sysblk.ioq = dev;
/* Signal a device thread if one is waiting, otherwise create
a device thread if the maximum number hasn't been created */
if (sysblk.devtwait)
{
sysblk.devtwait--;
signal_condition(&sysblk.ioqcond);
}
else if (sysblk.devtmax == 0 || sysblk.devtnbr < sysblk.devtmax)
{
rc = create_thread (&dev->tid, DETACHED,
device_thread, NULL, "idle device thread");
if (rc != 0 && sysblk.devtnbr == 0)
{
logmsg (_("HHCCP067E %4.4X create_thread error: %s"),
dev->devnum, strerror(errno));
release_lock (&sysblk.ioqlock);
release_lock (&dev->lock);
return 2;
}
}
else
sysblk.devtunavail++;
release_lock (&sysblk.ioqlock);
}
else
{
char thread_name[32];
snprintf(thread_name,sizeof(thread_name),
"execute %4.4X ccw chain",dev->devnum);
thread_name[sizeof(thread_name)-1]=0;
/* Execute the CCW chain on a separate thread */
if ( create_thread (&dev->tid, DETACHED,
ARCH_DEP(execute_ccw_chain), dev, thread_name) )
{
logmsg (_("HHCCP068E %4.4X create_thread error: %s"),
dev->devnum, strerror(errno));
release_lock (&dev->lock);
return 2;
}
}
/* Return with condition code zero */
return 0;
#endif // defined(OPTION_FISHIO)
} /* end function startio */
/*-------------------------------------------------------------------*/
/* EXECUTE A CHANNEL PROGRAM */
/*-------------------------------------------------------------------*/
void *ARCH_DEP(execute_ccw_chain) (DEVBLK *dev)
{
int sysid = DEV_SYS_LOCAL; /* System Identifier */
U32 ccwaddr; /* Address of CCW @IWZ*/
U32 ticaddr = 0; /* Previous CCW was a TIC */
U16 idapmask; /* IDA page size - 1 @IWZ*/
BYTE idawfmt; /* IDAW format (1 or 2) @IWZ*/
BYTE ccwfmt; /* CCW format (0 or 1) @IWZ*/
BYTE ccwkey; /* Bits 0-3=key, 4-7=zero@IWZ*/
BYTE opcode; /* CCW operation code */
BYTE flags; /* CCW flags */
U32 addr; /* CCW data address */
#ifdef FEATURE_CHANNEL_SUBSYSTEM
U32 mbaddr; /* Measure block address */
MBK *mbk; /* Measure block */
U16 mbcount; /* Measure block count */
#endif /*FEATURE_CHANNEL_SUBSYSTEM*/
U16 count; /* CCW byte count */
BYTE *ccw; /* CCW pointer */
BYTE unitstat; /* Unit status */
BYTE chanstat; /* Channel status */
U16 residual; /* Residual byte count */
BYTE more; /* 1=Count exhausted */
BYTE chain = 1; /* 1=Chain to next CCW */
BYTE tracethis = 0; /* 1=Trace this CCW only */
BYTE area[64]; /* Message area */
int bufpos = 0; /* Position in I/O buffer */
BYTE iobuf[65536]; /* Channel I/O buffer */
int cmdretry = 255; /* Limit command retry */
/* Wait for the device to become available */
obtain_lock (&dev->lock);
if (!dev->syncio_active && dev->shared)
{
while (dev->ioactive != DEV_SYS_NONE
&& dev->ioactive != sysid)
{
dev->iowaiters++;
wait_condition(&dev->iocond, &dev->lock);
dev->iowaiters--;
}
dev->ioactive = sysid;
dev->busy = 1;
if (sysid == DEV_SYS_LOCAL)
dev->startpending = 0;
}
else
{
dev->ioactive = DEV_SYS_LOCAL;
dev->startpending = 0;
}
#ifdef FEATURE_CHANNEL_SUBSYSTEM
/* For hercules `resume' resume suspended state */
if (dev->resumesuspended)
{
dev->resumesuspended=0;
goto resume_suspend;
}
#endif
release_lock (&dev->lock);
/* Call the i/o start exit */
if (!dev->syncio_retry)
if (dev->hnd->start) (dev->hnd->start) (dev);
/* Extract the I/O parameters from the ORB */ /*@IWZ*/
FETCH_FW(ccwaddr, dev->orb.ccwaddr); /*@IWZ*/
ccwfmt = (dev->orb.flag5 & ORB5_F) ? 1 : 0; /*@IWZ*/
ccwkey = dev->orb.flag4 & ORB4_KEY; /*@IWZ*/
idawfmt = (dev->orb.flag5 & ORB5_H) ? 2 : 1; /*@IWZ*/
/* Determine IDA page size */ /*@IWZ*/
if (idawfmt == 2) /*@IWZ*/
{ /*@IWZ*/
/* Page size is 2K or 4K depending on flag bit */ /*@IWZ*/
idapmask = /*@IWZ*/
(dev->orb.flag5 & ORB5_T) ? 0x7FF : 0xFFF; /*@IWZ*/
} else { /*@IWZ*/
/* Page size is always 2K for format-1 IDAW */ /*@IWZ*/
idapmask = 0x7FF; /*@IWZ*/
} /*@IWZ*/
/* Turn off the start pending bit in the SCSW */
dev->scsw.flag2 &= ~SCSW2_AC_START;
/* Set the subchannel active and device active bits in the SCSW */
dev->scsw.flag3 |= (SCSW3_AC_SCHAC | SCSW3_AC_DEVAC);
/* Check for retried synchronous I/O */
if (dev->syncio_retry)
{
dev->syncios--; dev->asyncios++;
ccwaddr = dev->syncio_addr;
dev->code = dev->prevcode;
dev->prevcode = 0;
dev->chained &= ~CCW_FLAGS_CD;
dev->prev_chained = 0;
logdevtr (dev, "asynchronous I/O ccw addr %8.8x\n", ccwaddr);
}
else
{
dev->chained = dev->prev_chained =
dev->code = dev->prevcode = dev->ccwseq = 0;
}
/* Check for synchronous I/O */
if (dev->syncio_active)
{
dev->syncios++;
logdevtr (dev, "synchronous I/O ccw addr %8.8x\n", ccwaddr);
}
#if defined(_FEATURE_IO_ASSIST)
#define _IOA_MBO sysblk.zpb[dev->pmcw.zone].mbo
#define _IOA_MBM sysblk.zpb[dev->pmcw.zone].mbm
#define _IOA_MBK sysblk.zpb[dev->pmcw.zone].mbk
#else /*defined(_FEATURE_IO_ASSIST)*/
#define _IOA_MBO sysblk.mbo
#define _IOA_MBM sysblk.mbm
#define _IOA_MBK sysblk.mbk
#endif /*defined(_FEATURE_IO_ASSIST)*/
#ifdef FEATURE_CHANNEL_SUBSYSTEM
/* Update the measurement block if applicable */
if (_IOA_MBM && (dev->pmcw.flag5 & PMCW5_MM_MBU))
{
mbaddr = _IOA_MBO;
mbaddr += (dev->pmcw.mbi[0] << 8 | dev->pmcw.mbi[1]) << 5;
if ( !CHADDRCHK(mbaddr, dev)
&& (((STORAGE_KEY(mbaddr, dev) & STORKEY_KEY) == _IOA_MBK)
|| (_IOA_MBK == 0)))
{
STORAGE_KEY(mbaddr, dev) |= (STORKEY_REF | STORKEY_CHANGE);
mbk = (MBK*)&dev->mainstor[mbaddr];
FETCH_HW(mbcount,mbk->srcount);
mbcount++;
STORE_HW(mbk->srcount,mbcount);
} else {
/* Generate subchannel logout indicating program
check or protection check, and set the subchannel
measurement-block-update-enable to zero */
dev->pmcw.flag5 &= ~PMCW5_MM_MBU;
dev->esw.scl0 |= !CHADDRCHK(mbaddr, dev) ?
SCL0_ESF_MBPTK : SCL0_ESF_MBPGK;
/*INCOMPLETE*/
}
}
/* Generate an initial status I/O interruption if requested */
if ((dev->scsw.flag1 & SCSW1_I) && !dev->syncio_retry)
{
IODELAY(dev); /* do the delay NOW, before obtaining the INTLOCK */
obtain_lock (&dev->lock);
/* Update the CCW address in the SCSW */
STORE_FW(dev->scsw.ccwaddr,ccwaddr);
/* Set the zero condition-code flag in the SCSW */
dev->scsw.flag1 |= SCSW1_Z;
/* Set intermediate status in the SCSW */
dev->scsw.flag3 = SCSW3_SC_INTER | SCSW3_SC_PEND;
/* Queue the interrupt */
QUEUE_IO_INTERRUPT (&dev->ioint);
release_lock (&dev->lock);
/* Update interrupt status */
OBTAIN_INTLOCK(devregs(dev));
UPDATE_IC_IOPENDING();
RELEASE_INTLOCK(devregs(dev));
if (dev->ccwtrace || dev->ccwstep || tracethis)
logmsg (_("HHCCP069I Device %4.4X initial status interrupt\n"),
dev->devnum);
}
#endif /*FEATURE_CHANNEL_SUBSYSTEM*/
/* Execute the CCW chain */
/* On entry : No locks held */
while ( chain )
{
/* Test for attention status from device */
if (dev->scsw.flag3 & SCSW3_SC_ALERT)
{
IODELAY(dev);
/* Call the i/o end exit */
if (dev->hnd->end) (dev->hnd->end) (dev);
obtain_lock (&dev->lock);
/* Turn off busy bit, turn on pending bit */
dev->busy = 0;
dev->pending = 1;
/* Wake up any waiters if the device isn't reserved */
if (!dev->reserved)
{
dev->ioactive = DEV_SYS_NONE;
if (dev->iowaiters)
signal_condition (&dev->iocond);
}
/* Queue the pending interrupt */
QUEUE_IO_INTERRUPT (&dev->ioint);
release_lock (&dev->lock);
/* Update interrupt status */
OBTAIN_INTLOCK(devregs(dev));
UPDATE_IC_IOPENDING();
RELEASE_INTLOCK(devregs(dev));
if (dev->ccwtrace || dev->ccwstep || tracethis)
logmsg (_("HHCCP070I Device %4.4X attention completed\n"),
dev->devnum);
return NULL;
} /* end attention processing */
/* Test for clear subchannel request */
if (dev->scsw.flag2 & SCSW2_AC_CLEAR)
{
IODELAY(dev);
/* Call the i/o end exit */
if (dev->hnd->end) (dev->hnd->end) (dev);
obtain_lock (&dev->lock);
/* [15.3.2] Perform clear function subchannel modification */
dev->pmcw.pom = 0xFF;
dev->pmcw.lpum = 0x00;
dev->pmcw.pnom = 0x00;
/* [15.3.3] Perform clear function signaling and completion */
dev->scsw.flag0 = 0;
dev->scsw.flag1 = 0;
dev->scsw.flag2 &= ~((SCSW2_FC - SCSW2_FC_CLEAR) | SCSW2_AC);
dev->scsw.flag3 &= (~(SCSW3_AC | SCSW3_SC))&0xff;
dev->scsw.flag3 |= SCSW3_SC_PEND;
store_fw (dev->scsw.ccwaddr, 0);
dev->scsw.chanstat = 0;
dev->scsw.unitstat = 0;
store_hw (dev->scsw.count, 0);
/* Turn off busy & pcipending bits, turn on pending bit */
dev->busy = dev->pcipending = 0;
dev->pending = 1;
/* Wake up any waiters if the device isn't reserved */
if (!dev->reserved)
{
dev->ioactive = DEV_SYS_NONE;
if (dev->iowaiters)
signal_condition (&dev->iocond);
}
/* For 3270 device, clear any pending input */
if (dev->devtype == 0x3270)
{
dev->readpending = 0;
dev->rlen3270 = 0;
}
/* Signal console thread to redrive select */
if (dev->console)
{
SIGNAL_CONSOLE_THREAD();
}
/* Queue the pending interrupt */
obtain_lock(&sysblk.iointqlk);
DEQUEUE_IO_INTERRUPT_QLOCKED(&dev->pciioint);
QUEUE_IO_INTERRUPT_QLOCKED(&dev->ioint);
release_lock(&sysblk.iointqlk);
release_lock (&dev->lock);
/* Update interrupt status */
OBTAIN_INTLOCK(devregs(dev));
UPDATE_IC_IOPENDING();
RELEASE_INTLOCK(devregs(dev));
if (dev->ccwtrace || dev->ccwstep || tracethis)
logmsg (_("HHCCP071I Device %4.4X clear completed\n"),
dev->devnum);
return NULL;
} /* end perform clear subchannel */
/* Test for halt subchannel request */
if (dev->scsw.flag2 & SCSW2_AC_HALT)
{
IODELAY(dev);
/* Call the i/o end exit */
if (dev->hnd->end) (dev->hnd->end) (dev);
obtain_lock (&dev->lock);
/* [15.4.2] Perform halt function signaling and completion */
dev->scsw.flag2 &= ~SCSW2_AC_HALT;
dev->scsw.flag3 |= SCSW3_SC_PEND;
dev->scsw.unitstat |= CSW_CE | CSW_DE;
/* Turn off busy & pcipending bits, turn on pending bit */
dev->busy = dev->pcipending = 0;
dev->pending = 1;
/* Wake up any waiters if the device isn't reserved */
if (!dev->reserved)
{
dev->ioactive = DEV_SYS_NONE;
if (dev->iowaiters)
signal_condition (&dev->iocond);
}
/* For 3270 device, clear any pending input */
if (dev->devtype == 0x3270)
{
dev->readpending = 0;
dev->rlen3270 = 0;
}
/* Signal console thread to redrive select */
if (dev->console)
{
SIGNAL_CONSOLE_THREAD();
}
/* Queue the pending interrupt */
obtain_lock(&sysblk.iointqlk);
DEQUEUE_IO_INTERRUPT_QLOCKED(&dev->pciioint);
QUEUE_IO_INTERRUPT_QLOCKED(&dev->ioint);
release_lock(&sysblk.iointqlk);
release_lock (&dev->lock);
/* Update interrupt status */
OBTAIN_INTLOCK(devregs(dev));
UPDATE_IC_IOPENDING();
RELEASE_INTLOCK(devregs(dev));
if (dev->ccwtrace || dev->ccwstep || tracethis)
logmsg (_("HHCCP072I Device %4.4X halt completed\n"),
dev->devnum);
return NULL;
} /* end perform halt subchannel */
/* Clear the channel status and unit status */
chanstat = 0;
unitstat = 0;
/* Fetch the next CCW */
ARCH_DEP(fetch_ccw) (dev, ccwkey, ccwfmt, ccwaddr, &opcode, &addr,
&flags, &count, &chanstat);
/* For an invalid CCW address in a TIC we must backup to TIC+8 */
if(ticaddr && (chanstat & CSW_PROGC))
ccwaddr = ticaddr-8;
/* Point to the CCW in main storage */
ccw = dev->mainstor + ccwaddr;
/* Increment to next CCW address */
if ((dev->chained & CCW_FLAGS_CD) == 0)
dev->syncio_addr = ccwaddr;
ccwaddr += 8;
/* Update the CCW address in the SCSW */
STORE_FW(dev->scsw.ccwaddr,ccwaddr);
/* Exit if fetch_ccw detected channel program check */
if (chanstat != 0) break;
/* Display the CCW */
if (dev->ccwtrace || dev->ccwstep)
display_ccw (dev, ccw, addr);
/*----------------------------------------------*/
/* TRANSFER IN CHANNEL (TIC) command */
/*----------------------------------------------*/
if (IS_CCW_TIC(opcode))
{
/* Channel program check if TIC-to-TIC */
if (ticaddr)
{
chanstat = CSW_PROGC;
break;
}
/* Channel program check if format-1 TIC reserved bits set*/
if (ccwfmt == 1
&& (opcode != 0x08 || flags != 0 || count != 0))
{
chanstat = CSW_PROGC;
break;
}
/* Set new CCW address (leaving the values of chained and
code untouched to allow data-chaining through TIC) */
ticaddr = ccwaddr;
ccwaddr = addr;
chain = 1;
continue;
} /* end if TIC */
/*----------------------------------------------*/
/* Commands other than TRANSFER IN CHANNEL */
/*----------------------------------------------*/
/* Reset the TIC-to-TIC flag */
ticaddr = 0;
/* Update current CCW opcode, unless data chaining */
if ((dev->chained & CCW_FLAGS_CD) == 0)
{
dev->prevcode = dev->code;
dev->code = opcode;
}
#if !defined(FEATURE_MIDAW) /*@MW*/
/* Channel program check if MIDAW not installed */ /*@MW*/
if (flags & CCW_FLAGS_MIDAW) /*@MW*/
{
chanstat = CSW_PROGC;
break;
}
#endif /*!defined(FEATURE_MIDAW)*/ /*@MW*/
#if defined(FEATURE_MIDAW) /*@MW*/
/* Channel program check if MIDAW not enabled in ORB */ /*@MW*/
if ((flags & CCW_FLAGS_MIDAW) && /*@MW*/
(dev->orb.flag7 & ORB7_D) == 0) /*@MW*/
{ /*@MW*/
chanstat = CSW_PROGC; /*@MW*/
break; /*@MW*/
} /*@MW*/
/* Channel program check if MIDAW with SKIP or IDA */ /*@MW*/
if ((flags & CCW_FLAGS_MIDAW) && /*@MW*/
(flags & (CCW_FLAGS_SKIP | CCW_FLAGS_IDA))) /*@MW*/
{ /*@MW*/
chanstat = CSW_PROGC; /*@MW*/
break; /*@MW*/
} /*@MW*/
#endif /*defined(FEATURE_MIDAW)*/ /*@MW*/
#ifdef FEATURE_S370_CHANNEL
/* For S/370, channel program check if suspend flag is set */
if (flags & CCW_FLAGS_SUSP)
{
chanstat = CSW_PROGC;
break;
}
#endif /*FEATURE_S370_CHANNEL*/
#ifdef FEATURE_CHANNEL_SUBSYSTEM
/* Suspend channel program if suspend flag is set */
if (flags & CCW_FLAGS_SUSP)
{
/* Channel program check if the ORB suspend control bit
was zero, or if this is a data chained CCW */
if ((dev->scsw.flag0 & SCSW0_S) == 0
|| (dev->chained & CCW_FLAGS_CD))
{
chanstat = CSW_PROGC;
break;
}
/* Retry if synchronous I/O */
if (dev->syncio_active)
{
dev->syncio_retry = 1;
return NULL;
}
IODELAY(dev);
/* Call the i/o suspend exit */
if (dev->hnd->suspend) (dev->hnd->suspend) (dev);
obtain_lock (&dev->lock);
/* Suspend the device if not already resume pending */
if ((dev->scsw.flag2 & SCSW2_AC_RESUM) == 0)
{
/* Set the subchannel status word to suspended */
dev->scsw.flag3 = SCSW3_AC_SUSP
| SCSW3_SC_INTER
| SCSW3_SC_PEND;
dev->scsw.unitstat = 0;
dev->scsw.chanstat = 0;
STORE_HW(dev->scsw.count,count);
/* Generate I/O interrupt unless the ORB specified
that suspend interrupts are to be suppressed */
if ((dev->scsw.flag1 & SCSW1_U) == 0)
{
/* Queue the interrupt */
QUEUE_IO_INTERRUPT(&dev->ioint);
/* Update interrupt status */
release_lock (&dev->lock);
OBTAIN_INTLOCK(devregs(dev));
UPDATE_IC_IOPENDING();
RELEASE_INTLOCK(devregs(dev));
obtain_lock (&dev->lock);
}
/* Wake up any waiters if the device isn't reserved */
if (!dev->reserved)
{
dev->ioactive = DEV_SYS_NONE;
if (dev->iowaiters)
signal_condition (&dev->iocond);
}
/* Signal console thread to redrive select */
if (dev->console)
{
SIGNAL_CONSOLE_THREAD();
}
/* Turn on the `suspended' bit. This enables remote
systems to use the device while we're waiting */
dev->suspended = 1;
if (dev->ccwtrace || dev->ccwstep || tracethis)
logmsg (_("HHCCP073I Device %4.4X suspended\n"),
dev->devnum);
// FIXME: Not a very elegant way to fix the suspend/resume problem
dev->ccwaddr = ccwaddr;
dev->idapmask = idapmask;
dev->idawfmt = idawfmt;
dev->ccwfmt = ccwfmt;
dev->ccwkey = ccwkey;
resume_suspend:
ccwaddr = dev->ccwaddr;
idapmask = dev->idapmask;
idawfmt = dev->idawfmt;
ccwfmt = dev->ccwfmt;
ccwkey = dev->ccwkey;
/* Suspend the device until resume instruction */
while (dev->suspended && (dev->scsw.flag2 & SCSW2_AC_RESUM) == 0)
{
wait_condition (&dev->resumecond, &dev->lock);
}
/* If the device has been reset then simply return */
if (!dev->suspended)
{
if (dev->ioactive == sysid)
{
dev->busy = 0;
/* Wake up any waiters if the device isn't reserved */
if (!dev->reserved)
{
dev->ioactive = DEV_SYS_NONE;
if (dev->iowaiters)
signal_condition (&dev->iocond);
}
}
release_lock (&dev->lock);
return NULL;
}
/* Turn the `suspended' bit off */
dev->suspended = 0;
/* Wait for the device to become available */
while (dev->ioactive != DEV_SYS_NONE
&& dev->ioactive != sysid)
{
dev->iowaiters++;
wait_condition(&dev->iocond, &dev->lock);
dev->iowaiters--;
}
dev->ioactive = sysid;
dev->busy = 1;
if (dev->ccwtrace || dev->ccwstep || tracethis)
logmsg (_("HHCCP074I Device %4.4X resumed\n"),
dev->devnum);
/* Reset the suspended status in the SCSW */
dev->scsw.flag3 &= ~SCSW3_AC_SUSP;
dev->scsw.flag3 |= (SCSW3_AC_SCHAC | SCSW3_AC_DEVAC);
}
/* Reset the resume pending flag */
dev->scsw.flag2 &= ~SCSW2_AC_RESUM;
release_lock (&dev->lock);
/* Call the i/o resume exit */
if (dev->hnd->resume) (dev->hnd->resume) (dev);
/* Reset fields as if starting a new channel program */
dev->code = 0;
ticaddr = 0;
chain = 1;
dev->chained = 0;
dev->prev_chained = 0;
dev->prevcode = 0;
dev->ccwseq = 0;
bufpos = 0;
dev->syncio_retry = 0;
/* Go back and refetch the suspended CCW */
ccwaddr -= 8;
continue;
} /* end if(CCW_FLAGS_SUSP) */
#endif /*FEATURE_CHANNEL_SUBSYSTEM*/
/* Signal I/O interrupt if PCI flag is set */
if ((flags & CCW_FLAGS_PCI) && !dev->syncio_retry)
{
ARCH_DEP(raise_pci) (dev, ccwkey, ccwfmt, ccwaddr); /*@MW*/
}
/* Allow the device handler to determine whether this is
an immediate CCW (i.e. CONTROL with no data transfer) */
dev->is_immed = IS_CCW_IMMEDIATE(dev);
/* Channel program check if invalid count */
if (count == 0 && (ccwfmt == 0 ||
(flags & CCW_FLAGS_CD) || (dev->chained & CCW_FLAGS_CD)))
{
chanstat = CSW_PROGC;
break;
}
/* If immediate, chain data is ignored */
if (dev->is_immed && (flags & CCW_FLAGS_CD))
{
flags &= ~CCW_FLAGS_CD;
dev->chained &= ~CCW_FLAGS_CD;
}
/* If synchronous I/O and a syncio 2 device and not an
immediate CCW then retry asynchronously */
if (dev->syncio_active && dev->syncio == 2
&& !dev->is_immed && !IS_CCW_SENSE(dev->code))
{
dev->syncio_retry = 1;
return NULL;
}
/* For WRITE and non-immediate CONTROL operations,
copy data from main storage into channel buffer */
if ( IS_CCW_WRITE(dev->code)
|| ( IS_CCW_CONTROL(dev->code)
&& (!dev->is_immed)))
{
/* Channel program check if data exceeds buffer size */
if (bufpos + count > 65536)
{
chanstat = CSW_PROGC;
break;
}
/* Copy data into channel buffer */
ARCH_DEP(copy_iobuf) (dev, dev->code, flags, addr, count,
ccwkey, idawfmt, idapmask, /*@IWZ*/
iobuf + bufpos, &chanstat);
if (chanstat != 0) break;
/* Update number of bytes in channel buffer */
bufpos += count;
/* If device handler has requested merging of data
chained write CCWs, then collect data from all CCWs
in chain before passing buffer to device handler */
if (dev->cdwmerge)
{
if (flags & CCW_FLAGS_CD)
{
/* If this is the first CCW in the data chain, then
save the chaining flags from the previous CCW */
if ((dev->chained & CCW_FLAGS_CD) == 0)
dev->prev_chained = dev->chained;
/* Process next CCW in data chain */
dev->chained = CCW_FLAGS_CD;
chain = 1;
continue;
}
/* If this is the last CCW in the data chain, then
restore the chaining flags from the previous CCW */
if (dev->chained & CCW_FLAGS_CD)
dev->chained = dev->prev_chained;
} /* end if(dev->cdwmerge) */
/* Reset the total count at end of data chain */
count = bufpos;
bufpos = 0;
}
/* Set chaining flag */
chain = ( flags & (CCW_FLAGS_CD | CCW_FLAGS_CC) ) ? 1 : 0;
/* Initialize residual byte count */
residual = count;
more = 0;
/* Channel program check if invalid CCW opcode */
if (!(IS_CCW_WRITE(dev->code) || IS_CCW_READ(dev->code)
|| IS_CCW_CONTROL(dev->code) || IS_CCW_SENSE(dev->code)
|| IS_CCW_RDBACK(dev->code)))
{
chanstat = CSW_PROGC;
break;
}
/* Pass the CCW to the device handler for execution */
(dev->hnd->exec) (dev, dev->code, flags, dev->chained, count, dev->prevcode,
dev->ccwseq, iobuf, &more, &unitstat, &residual);
/* Check if synchronous I/O needs to be retried */
if (dev->syncio_active && dev->syncio_retry)
return NULL;
/*
* NOTE: syncio_retry is left on for an asynchronous I/O until
* after the first call to the execute ccw device handler.
* This allows the device handler to realize that the I/O is
* being retried asynchronously.
*/
dev->syncio_retry = 0;
/* Check for Command Retry (suggested by Jim Pierson) */
if ( --cmdretry && unitstat == ( CSW_CE | CSW_DE | CSW_UC | CSW_SM ) )
{
chain = 1;
ccwaddr -= 8; /* (retry same ccw again) */
continue;
}
/* For READ, SENSE, and READ BACKWARD operations, copy data
from channel buffer to main storage, unless SKIP is set */
if ((flags & CCW_FLAGS_SKIP) == 0
&& (IS_CCW_READ(dev->code)
|| IS_CCW_SENSE(dev->code)
|| IS_CCW_RDBACK(dev->code)))
{
ARCH_DEP(copy_iobuf) (dev, dev->code, flags,
addr, count - residual,
ccwkey, idawfmt, idapmask, /*@IWZ*/
iobuf, &chanstat);
}
/* Check for incorrect length */
if (residual != 0
|| (more && ((flags & CCW_FLAGS_CD) == 0)))
{
/* Set incorrect length status if data chaining or
or if suppress length indication flag is off
for non-NOP CCWs */
if (((flags & CCW_FLAGS_CD)
|| (flags & CCW_FLAGS_SLI) == 0)
&& (!dev->is_immed)
#if defined(FEATURE_INCORRECT_LENGTH_INDICATION_SUPPRESSION)
/* Suppress incorrect length indication if
CCW format is one and SLI mode is indicated
in the ORB */
&& !((dev->orb.flag5 & ORB5_F)
&& (dev->orb.flag5 & ORB5_U))
#endif /*defined(FEATURE_INCORRECT_LENGTH_INDICATION_SUPPRESSION)*/
)
chanstat |= CSW_IL;
}
/* Force tracing for this CCW if any unusual status occurred */
if ((chanstat & (CSW_PROGC | CSW_PROTC | CSW_CDC | CSW_CCC
| CSW_ICC | CSW_CHC))
|| ((unitstat & CSW_UC) && dev->sense[0] != 0))
{
/* Trace the CCW if not already done */
if (!(dev->ccwtrace || dev->ccwstep || tracethis)
&& (CPU_STEPPING_OR_TRACING_ALL || sysblk.pgminttr
|| dev->ccwtrace || dev->ccwstep) )
display_ccw (dev, ccw, addr);
/* Activate tracing for this CCW chain only
if any trace is already active */
if(CPU_STEPPING_OR_TRACING_ALL || sysblk.pgminttr
|| dev->ccwtrace || dev->ccwstep)
tracethis = 1;
}
/* Trace the results of CCW execution */
if (dev->ccwtrace || dev->ccwstep || tracethis)
{
/* Format data for READ or SENSE commands only */
if (IS_CCW_READ(dev->code) || IS_CCW_SENSE(dev->code) || IS_CCW_RDBACK(dev->code))
format_iobuf_data (addr, area, dev);
else
area[0] = '\0';
/* Display status and residual byte count */
logmsg (_("HHCCP075I %4.4X:Stat=%2.2X%2.2X Count=%4.4X %s\n"),
dev->devnum, unitstat, chanstat, residual, area);
/* Display sense bytes if unit check is indicated */
if (unitstat & CSW_UC)
{
logmsg (_("HHCCP076I %4.4X:Sense=%2.2X%2.2X%2.2X%2.2X "
"%2.2X%2.2X%2.2X%2.2X %2.2X%2.2X%2.2X%2.2X "
"%2.2X%2.2X%2.2X%2.2X %2.2X%2.2X%2.2X%2.2X "
"%2.2X%2.2X%2.2X%2.2X\n"),
dev->devnum, dev->sense[0], dev->sense[1],
dev->sense[2], dev->sense[3], dev->sense[4],
dev->sense[5], dev->sense[6], dev->sense[7],
dev->sense[8], dev->sense[9], dev->sense[10],
dev->sense[11], dev->sense[12], dev->sense[13],
dev->sense[14], dev->sense[15], dev->sense[16],
dev->sense[17], dev->sense[18], dev->sense[19],
dev->sense[20], dev->sense[21], dev->sense[22],
dev->sense[23]);
if (dev->sense[0] != 0 || dev->sense[1] != 0)
{
logmsg (_("HHCCP077I %4.4X:Sense=%s%s%s%s%s%s%s%s"
"%s%s%s%s%s%s%s%s\n"),
dev->devnum,
(dev->sense[0] & SENSE_CR) ? "CMDREJ " : "",
(dev->sense[0] & SENSE_IR) ? "INTREQ " : "",
(dev->sense[0] & SENSE_BOC) ? "BOC " : "",
(dev->sense[0] & SENSE_EC) ? "EQC " : "",
(dev->sense[0] & SENSE_DC) ? "DCK " : "",
(dev->sense[0] & SENSE_OR) ? "OVR " : "",
(dev->sense[0] & SENSE_CC) ? "CCK " : "",
(dev->sense[0] & SENSE_OC) ? "OCK " : "",
(dev->sense[1] & SENSE1_PER) ? "PER " : "",
(dev->sense[1] & SENSE1_ITF) ? "ITF " : "",
(dev->sense[1] & SENSE1_EOC) ? "EOC " : "",
(dev->sense[1] & SENSE1_MTO) ? "MSG " : "",
(dev->sense[1] & SENSE1_NRF) ? "NRF " : "",
(dev->sense[1] & SENSE1_FP) ? "FP " : "",
(dev->sense[1] & SENSE1_WRI) ? "WRI " : "",
(dev->sense[1] & SENSE1_IE) ? "IE " : "");
}
}
}
/* Increment CCW address if device returned status modifier */
if (unitstat & CSW_SM)
ccwaddr += 8;
/* Terminate the channel program if any unusual status */
if (chanstat != 0
|| (unitstat & ~CSW_SM) != (CSW_CE | CSW_DE))
chain = 0;
/* Update the chaining flags */
dev->chained = flags & (CCW_FLAGS_CD | CCW_FLAGS_CC);
/* Update the CCW sequence number unless data chained */
if ((flags & CCW_FLAGS_CD) == 0)
dev->ccwseq++;
} /* end while(chain) */
IODELAY(dev);
/* Call the i/o end exit */
if (dev->hnd->end) (dev->hnd->end) (dev);
obtain_lock (&dev->lock);
#ifdef FEATURE_S370_CHANNEL
/* Build the channel status word */
dev->csw[0] = ccwkey & 0xF0;
dev->csw[1] = (ccwaddr & 0xFF0000) >> 16;
dev->csw[2] = (ccwaddr & 0xFF00) >> 8;
dev->csw[3] = ccwaddr & 0xFF;
dev->csw[4] = unitstat;
dev->csw[5] = chanstat;
dev->csw[6] = (residual & 0xFF00) >> 8;
dev->csw[7] = residual & 0xFF;
#endif /*FEATURE_S370_CHANNEL*/
#ifdef FEATURE_CHANNEL_SUBSYSTEM
/* Complete the subchannel status word */
dev->scsw.flag3 &= ~(SCSW3_AC_SCHAC | SCSW3_AC_DEVAC);
dev->scsw.flag3 |= (SCSW3_SC_PRI | SCSW3_SC_SEC | SCSW3_SC_PEND);
STORE_FW(dev->scsw.ccwaddr,ccwaddr);
dev->scsw.unitstat = unitstat;
dev->scsw.chanstat = chanstat;
STORE_HW(dev->scsw.count,residual);
/* Set alert status if terminated by any unusual condition */
if (chanstat != 0 || unitstat != (CSW_CE | CSW_DE))
dev->scsw.flag3 |= SCSW3_SC_ALERT;
/* Build the format-1 extended status word */
memset (&dev->esw, 0, sizeof(ESW));
dev->esw.lpum = 0x80;
/* Clear the extended control word */
memset (dev->ecw, 0, sizeof(dev->ecw));
/* Return sense information if PMCW allows concurrent sense */
if ((unitstat & CSW_UC) && (dev->pmcw.flag27 & PMCW27_S))
{
dev->scsw.flag1 |= SCSW1_E;
dev->esw.erw0 |= ERW0_S;
dev->esw.erw1 = (dev->numsense < (int)sizeof(dev->ecw)) ?
dev->numsense : sizeof(dev->ecw);
memcpy (dev->ecw, dev->sense, dev->esw.erw1 & ERW1_SCNT);
memset (dev->sense, 0, sizeof(dev->sense));
dev->sns_pending = 0;
}
#endif /*FEATURE_CHANNEL_SUBSYSTEM*/
/* Wake up any waiters if the device isn't reserved */
if (!dev->reserved)
{
dev->ioactive = DEV_SYS_NONE;
if (dev->iowaiters)
signal_condition (&dev->iocond);
}
/* Signal console thread to redrive select */
if (dev->console)
{
SIGNAL_CONSOLE_THREAD();
}
dev->busy = 0;
/* Queue the interrupt */
QUEUE_IO_INTERRUPT (&dev->ioint);
release_lock (&dev->lock);
/* Present the interrupt */
OBTAIN_INTLOCK(devregs(dev));
if (dev->regs) dev->regs->hostregs->syncio = 0;
UPDATE_IC_IOPENDING();
RELEASE_INTLOCK(devregs(dev));
return NULL;
} /* end function execute_ccw_chain */
/*-------------------------------------------------------------------*/
/* TEST WHETHER INTERRUPTS ARE ENABLED FOR THE SPECIFIED DEVICE */
/* When configured for S/370 channels, the PSW system mask and/or */
/* the channel masks in control register 2 determine whether the */
/* device is enabled. When configured for the XA or ESA channel */
/* subsystem, the interrupt subclass masks in control register 6 */
/* determine eligability; the PSW system mask is not tested, because */
/* the TPI instruction can operate with I/O interrupts masked off. */
/* Returns non-zero if interrupts enabled, 0 if interrupts disabled. */
/*-------------------------------------------------------------------*/
/* I/O Assist: */
/* This routine must return: */
/* */
/* 0 - In the case of no pending interrupt */
/* SIE_NO_INTERCEPT - For a non-intercepted I/O interrupt */
/* SIE_INTERCEPT_IOINT - For an intercepted I/O interrupt */
/* SIE_INTERCEPT_IOINTP- For a pending I/O interception */
/* */
/* SIE_INTERCEPT_IOINT may only be returned to a guest */
/*-------------------------------------------------------------------*/
static inline int ARCH_DEP(interrupt_enabled) (REGS *regs, DEVBLK *dev)
{
int i; /* Interruption subclass */
/* Ignore this device if subchannel not valid */
if (!(dev->pmcw.flag5 & PMCW5_V))
return 0;
#if defined(_FEATURE_IO_ASSIST)
/* For I/O Assist the zone must match the guest zone */
if(SIE_MODE(regs) && regs->siebk->zone != dev->pmcw.zone)
return 0;
#endif
#if defined(_FEATURE_IO_ASSIST)
/* The interrupt interlock control bit must be on
if not we must intercept */
if(SIE_MODE(regs) && !(dev->pmcw.flag27 & PMCW27_I))
return SIE_INTERCEPT_IOINT;
#endif
#ifdef FEATURE_S370_CHANNEL
#if defined(FEATURE_CHANNEL_SWITCHING)
/* Is this device on a channel connected to this CPU? */
if(
#if defined(_FEATURE_IO_ASSIST)
!SIE_MODE(regs) &&
#endif
regs->chanset != dev->chanset)
return 0;
#endif /*defined(FEATURE_CHANNEL_SWITCHING)*/
/* Isolate the channel number */
i = dev->devnum >> 8;
if (!ECMODE(®s->psw) && i < 6)
{
#if defined(_FEATURE_IO_ASSIST)
/* We must always intercept in BC mode */
if(SIE_MODE(regs))
return SIE_INTERCEPT_IOINT;
#endif
/* For BC mode channels 0-5, test system mask bits 0-5 */
if ((regs->psw.sysmask & (0x80 >> i)) == 0)
return 0;
}
else
{
/* For EC mode and channels 6-31, test system mask bit 6 */
if ((regs->psw.sysmask & PSW_IOMASK) == 0)
return 0;
/* If I/O mask is enabled, test channel masks in CR2 */
if (i > 31) i = 31;
if ((regs->CR(2) & (0x80000000 >> i)) == 0)
return
#if defined(_FEATURE_IO_ASSIST)
SIE_MODE(regs) ? SIE_INTERCEPT_IOINTP :
#endif
0;
}
#endif /*FEATURE_S370_CHANNEL*/
#ifdef FEATURE_CHANNEL_SUBSYSTEM
/* Ignore this device if subchannel not enabled */
if (!(dev->pmcw.flag5 & PMCW5_E))
return 0;
/* Isolate the interruption subclass */
i =
#if defined(_FEATURE_IO_ASSIST)
/* For I/O Assisted devices use the guest (V)ISC */
SIE_MODE(regs) ? (dev->pmcw.flag25 & PMCW25_VISC) :
#endif
((dev->pmcw.flag4 & PMCW4_ISC) >> 3);
/* Test interruption subclass mask bit in CR6 */
if ((regs->CR_L(6) & (0x80000000 >> i)) == 0)
return
#if defined(_FEATURE_IO_ASSIST)
SIE_MODE(regs) ? SIE_INTERCEPT_IOINTP :
#endif
0;
#endif /*FEATURE_CHANNEL_SUBSYSTEM*/
/* Interrupts are enabled for this device */
return SIE_NO_INTERCEPT;
} /* end function interrupt_enabled */
/*-------------------------------------------------------------------*/
/* PRESENT PENDING I/O INTERRUPT */
/* Finds a device with a pending condition for which an interrupt */
/* is allowed by the CPU whose regs structure is passed as a */
/* parameter. Clears the interrupt condition and returns the */
/* I/O address and I/O interruption parameter (for channel subsystem)*/
/* or the I/O address and CSW (for S/370 channels). */
/* This routine does not perform a PSW switch. */
/* The CSW pointer is NULL in the case of TPI. */
/* The return value is the condition code for the TPI instruction: */
/* 0 if no allowable pending interrupt exists, otherwise 1. */
/* Note: The caller MUST hold the interrupt lock (sysblk.intlock). */
/*-------------------------------------------------------------------*/
/* I/O Assist: */
/* This routine must return: */
/* */
/* 0 - In the case of no pending interrupt */
/* SIE_NO_INTERCEPT - For a non-intercepted I/O interrupt */
/* SIE_INTERCEPT_IOINT - For an I/O interrupt which must intercept */
/* SIE_INTERCEPT_IOINTP- For a pending I/O interception */
/* */
/* SIE_INTERCEPT_IOINT may only be returned to a guest */
/*-------------------------------------------------------------------*/
int ARCH_DEP(present_io_interrupt) (REGS *regs, U32 *ioid,
U32 *ioparm, U32 *iointid, BYTE *csw)
{
IOINT *io, *io2; /* -> I/O interrupt entry */
DEVBLK *dev; /* -> Device control block */
int icode = 0; /* Intercept code */
#if defined(FEATURE_S370_CHANNEL)
BYTE *pendcsw; /* Pending CSW */
#endif
UNREFERENCED_370(ioparm);
UNREFERENCED_370(iointid);
#if defined(_FEATURE_IO_ASSIST)
UNREFERENCED_390(iointid);
#endif
UNREFERENCED_390(csw);
UNREFERENCED_900(csw);
/* Find a device with pending interrupt */
/* (N.B. devlock cannot be acquired while iointqlk held;
iointqlk must be acquired after devlock) */
retry:
dev = NULL;
obtain_lock(&sysblk.iointqlk);
for (io = sysblk.iointq; io != NULL; io = io->next)
{
/* Exit loop if enabled for interrupts from this device */
if ((icode = ARCH_DEP(interrupt_enabled)(regs, io->dev))
#if defined(_FEATURE_IO_ASSIST)
&& icode != SIE_INTERCEPT_IOINTP
#endif
)
{
dev = io->dev;
break;
}
/* See if another CPU can take this interrupt */
WAKEUP_CPU_MASK (sysblk.waiting_mask);
} /* end for(io) */
#if defined(_FEATURE_IO_ASSIST)
/* In the case of I/O assist, do a rescan, to see if there are
any devices with pending subclasses for which we are not
enabled, if so cause a interception */
if (io == NULL && SIE_MODE(regs))
{
/* Find a device with a pending interrupt, regardless
of the interrupt subclass mask */
ASSERT(dev == NULL);
for (io = sysblk.iointq; io != NULL; io = io->next)
{
/* Exit loop if pending interrupts from this device */
if ((icode = ARCH_DEP(interrupt_enabled)(regs, io->dev)))
{
dev = io->dev;
break;
}
} /* end for(io) */
}
#endif
release_lock(&sysblk.iointqlk);
/* If no interrupt pending, exit with condition code 0 */
if (io == NULL)
{
ASSERT(dev == NULL);
UPDATE_IC_IOPENDING();
return 0;
}
/* Obtain device lock for device with interrupt */
ASSERT(dev != NULL);
obtain_lock (&dev->lock);
/* Verify interrupt for this device still exists */
obtain_lock(&sysblk.iointqlk);
for (io2 = sysblk.iointq; io2 != NULL && io2 != io; io2 = io2->next);
if (io2 == NULL)
{
/* Our interrupt was dequeued; retry */
release_lock(&sysblk.iointqlk);
release_lock (&dev->lock);
goto retry;
}
#ifdef FEATURE_S370_CHANNEL
/* Extract the I/O address and CSW */
*ioid = dev->devnum;
if(io->pcipending)
{
pendcsw=dev->pcicsw;
memcpy (csw, pendcsw , 8);
}
if(io->pending)
{
pendcsw=dev->csw;
memcpy (csw, pendcsw , 8);
}
if(io->attnpending)
{
pendcsw=dev->attncsw;
memcpy (csw, pendcsw , 8);
}
/* Display the channel status word */
if (dev->ccwtrace || dev->ccwstep)
display_csw (dev, csw);
#endif /*FEATURE_S370_CHANNEL*/
#ifdef FEATURE_CHANNEL_SUBSYSTEM
/* Extract the I/O address and interrupt parameter */
*ioid = (dev->ssid << 16) | dev->subchan;
FETCH_FW(*ioparm,dev->pmcw.intparm);
#if defined(FEATURE_ESAME) || defined(_FEATURE_IO_ASSIST)
*iointid =
#if defined(_FEATURE_IO_ASSIST)
/* For I/O Assisted devices use (V)ISC */
(SIE_MODE(regs)) ?
(icode == SIE_NO_INTERCEPT) ?
((dev->pmcw.flag25 & PMCW25_VISC) << 27) :
((dev->pmcw.flag25 & PMCW25_VISC) << 27)
| (dev->pmcw.zone << 16)
| ((dev->pmcw.flag27 & PMCW27_I) << 8) :
#endif
((dev->pmcw.flag4 & PMCW4_ISC) << 24)
#if defined(_FEATURE_IO_ASSIST)
| (dev->pmcw.zone << 16)
| ((dev->pmcw.flag27 & PMCW27_I) << 8)
#endif
;
#endif /*defined(FEATURE_ESAME) || defined(_FEATURE_IO_ASSIST)*/
#endif /*FEATURE_CHANNEL_SUBSYSTEM*/
#if defined(_FEATURE_IO_ASSIST)
/* Do not drain pending interrupts on intercept due to
zero ISC mask */
if(!SIE_MODE(regs) || icode != SIE_INTERCEPT_IOINTP)
#endif
{
if(!SIE_MODE(regs) || icode != SIE_NO_INTERCEPT)
dev->pmcw.flag27 &= ~PMCW27_I;
/* Dequeue the interrupt */
DEQUEUE_IO_INTERRUPT_QLOCKED(io);
UPDATE_IC_IOPENDING_QLOCKED();
/* Signal console thread to redrive select */
if (dev->console)
SIGNAL_CONSOLE_THREAD();
}
release_lock(&sysblk.iointqlk);
release_lock (&dev->lock);
/* Exit with condition code indicating interrupt cleared */
return icode;
} /* end function present_io_interrupt */
#if defined(_FEATURE_IO_ASSIST)
int ARCH_DEP(present_zone_io_interrupt) (U32 *ioid, U32 *ioparm,
U32 *iointid, BYTE zone)
{
IOINT *io; /* -> I/O interrupt entry */
DEVBLK *dev; /* -> Device control block */
typedef struct _DEVLIST { /* list of device block ptrs */
struct _DEVLIST *next; /* next list entry or NULL */
DEVBLK *dev; /* DEVBLK in requested zone */
U16 ssid; /* Subsystem ID incl. lcssid */
U16 subchan; /* Subchannel number */
FWORD intparm; /* Interruption parameter */
int visc; /* Guest Interrupt Subclass */
} DEVLIST;
DEVLIST *pDEVLIST, *pPrevDEVLIST = NULL;/* (work) */
DEVLIST *pZoneDevs = NULL; /* devices in requested zone */
/* Gather devices within our zone with pending interrupt flagged */
for (dev = sysblk.firstdev; dev; dev = dev->nextdev)
{
obtain_lock (&dev->lock);
if (1
/* Pending interrupt flagged */
&& (dev->pending || dev->pcipending)
/* Subchannel valid and enabled */
&& ((dev->pmcw.flag5 & (PMCW5_E | PMCW5_V)) == (PMCW5_E | PMCW5_V))
/* Within requested zone */
&& (dev->pmcw.zone == zone)
)
{
/* (save this device for further scrutiny) */
pDEVLIST = malloc( sizeof(DEVLIST) );
pDEVLIST->next = NULL;
pDEVLIST->dev = dev;
pDEVLIST->ssid = dev->ssid;
pDEVLIST->subchan = dev->subchan;
// pDEVLIST->intparm = dev->pmcw.intparm;
memcpy( pDEVLIST->intparm, dev->pmcw.intparm, sizeof(pDEVLIST->intparm) );
pDEVLIST->visc = (dev->pmcw.flag25 & PMCW25_VISC);
if (!pZoneDevs)
pZoneDevs = pDEVLIST;
if (pPrevDEVLIST)
pPrevDEVLIST->next = pDEVLIST;
pPrevDEVLIST = pDEVLIST;
}
release_lock (&dev->lock);
}
/* Exit with condition code 0 if no devices
within our zone with a pending interrupt */
if (!pZoneDevs)
return 0;
/* Remove from our list those devices
without a pending interrupt queued */
obtain_lock(&sysblk.iointqlk);
for (pDEVLIST = pZoneDevs, pPrevDEVLIST = NULL; pDEVLIST;)
{
/* Search interrupt queue for this device */
for (io = sysblk.iointq; io != NULL && io->dev != pDEVLIST->dev; io = io->next);
/* Is interrupt queued for this device? */
if (io == NULL)
{
/* No, remove it from our list */
if (!pPrevDEVLIST)
{
ASSERT(pDEVLIST == pZoneDevs);
pZoneDevs = pDEVLIST->next;
free(pDEVLIST);
pDEVLIST = pZoneDevs;
}
else
{
pPrevDEVLIST->next = pDEVLIST->next;
free(pDEVLIST);
pDEVLIST = pPrevDEVLIST->next;
}
}
else
{
/* Yes, go on to next list entry */
pPrevDEVLIST = pDEVLIST;
pDEVLIST = pDEVLIST->next;
}
}
release_lock(&sysblk.iointqlk);
/* If no devices remain, exit with condition code 0 */
if (!pZoneDevs)
return 0;
/* Extract the I/O address and interrupt parameter
for the first pending subchannel */
dev = pZoneDevs->dev;
*ioid = (pZoneDevs->ssid << 16) | pZoneDevs->subchan;
FETCH_FW(*ioparm,pZoneDevs->intparm);
*iointid = (0x80000000 >> pZoneDevs->visc) | (zone << 16);
pDEVLIST = pZoneDevs->next;
free (pZoneDevs);
/* Find all other pending subclasses */
while (pDEVLIST)
{
*iointid |= (0x80000000 >> pDEVLIST->visc);
pPrevDEVLIST = pDEVLIST;
pDEVLIST = pDEVLIST->next;
free (pPrevDEVLIST);
}
/* Exit with condition code indicating interrupt pending */
return 1;
} /* end function present_zone_io_interrupt */
#endif
#if !defined(_GEN_ARCH)
#if defined(_ARCHMODE2)
#define _GEN_ARCH _ARCHMODE2
#include "channel.c"
#endif
#if defined(_ARCHMODE3)
#undef _GEN_ARCH
#define _GEN_ARCH _ARCHMODE3
#include "channel.c"
#endif
int device_attention (DEVBLK *dev, BYTE unitstat)
{
switch(sysblk.arch_mode) {
#if defined(_370)
case ARCH_370:
/* Do NOT raise if initial power-on state */
/*
* FIXME : The dev->crwpending test in S/370
* mode prevents any devices added
* at run time after IPL from being
* operational. The test has been
* temporarily disabled until it is
* either confirmed as being superfluous
* or another solution is found.
* ISW 20070109
*/
/*
if (dev->crwpending) return 3;
*/
return s370_device_attention(dev, unitstat);
#endif
#if defined(_390)
case ARCH_390: return s390_device_attention(dev, unitstat);
#endif
#if defined(_900)
case ARCH_900: return z900_device_attention(dev, unitstat);
#endif
}
return 3;
}
void call_execute_ccw_chain(int arch_mode, void* pDevBlk)
{
switch (arch_mode)
{
#if defined(_370)
case ARCH_370: s370_execute_ccw_chain((DEVBLK*)pDevBlk); break;
#endif
#if defined(_390)
case ARCH_390: s390_execute_ccw_chain((DEVBLK*)pDevBlk); break;
#endif
#if defined(_900)
case ARCH_900: z900_execute_ccw_chain((DEVBLK*)pDevBlk); break;
#endif
}
}
#endif /*!defined(_GEN_ARCH)*/
|