1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 3710 3711 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 3726 3727 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 3758 3759 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773 3774 3775 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789 3790 3791 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805 3806 3807 3808 3809 3810 3811 3812 3813 3814 3815 3816 3817 3818 3819 3820 3821 3822 3823 3824 3825 3826 3827 3828 3829 3830 3831 3832 3833 3834 3835 3836 3837 3838 3839 3840 3841 3842 3843 3844 3845 3846 3847 3848 3849 3850 3851 3852 3853 3854 3855 3856 3857 3858 3859 3860 3861 3862 3863 3864 3865 3866 3867 3868 3869 3870 3871 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885 3886 3887 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4014 4015 4016 4017 4018 4019 4020 4021 4022 4023 4024 4025 4026 4027 4028 4029 4030 4031 4032 4033 4034 4035 4036 4037 4038 4039 4040 4041 4042 4043 4044 4045 4046 4047 4048 4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061 4062 4063 4064 4065 4066 4067 4068 4069 4070 4071 4072 4073 4074 4075 4076 4077 4078 4079 4080 4081 4082 4083 4084 4085 4086 4087 4088 4089 4090 4091 4092 4093 4094 4095 4096 4097 4098 4099 4100 4101 4102 4103 4104 4105 4106 4107 4108 4109 4110 4111 4112 4113 4114 4115 4116 4117 4118 4119 4120 4121 4122 4123 4124 4125 4126 4127 4128 4129 4130 4131 4132 4133 4134 4135 4136 4137 4138 4139 4140 4141 4142 4143 4144 4145 4146 4147 4148 4149 4150 4151 4152 4153 4154 4155 4156 4157 4158 4159 4160 4161 4162 4163 4164 4165 4166 4167 4168 4169 4170 4171 4172 4173 4174 4175 4176 4177 4178 4179 4180 4181 4182 4183 4184 4185 4186 4187 4188 4189 4190 4191 4192 4193 4194 4195 4196 4197 4198 4199 4200 4201 4202 4203 4204 4205 4206 4207 4208 4209 4210 4211 4212 4213 4214 4215 4216 4217 4218 4219 4220 4221 4222 4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243 4244 4245 4246 4247 4248 4249 4250 4251 4252 4253 4254 4255 4256 4257 4258 4259 4260 4261 4262 4263 4264 4265 4266 4267 4268 4269 4270 4271 4272 4273 4274 4275 4276 4277 4278 4279 4280 4281 4282 4283 4284 4285 4286 4287 4288 4289 4290 4291 4292 4293 4294 4295 4296 4297 4298 4299 4300 4301 4302 4303 4304 4305 4306 4307 4308 4309 4310 4311 4312 4313 4314 4315 4316 4317 4318 4319 4320 4321 4322 4323 4324 4325 4326 4327 4328 4329 4330 4331 4332 4333 4334 4335 4336 4337 4338 4339 4340 4341 4342 4343 4344 4345 4346 4347 4348 4349 4350 4351 4352 4353 4354 4355 4356 4357 4358 4359 4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386 4387 4388 4389 4390 4391 4392 4393 4394 4395 4396 4397 4398 4399 4400 4401 4402 4403 4404 4405 4406 4407 4408 4409 4410 4411 4412 4413 4414 4415 4416 4417 4418 4419 4420 4421 4422 4423 4424 4425 4426 4427 4428 4429 4430 4431 4432 4433 4434 4435 4436 4437 4438 4439 4440 4441 4442 4443 4444 4445 4446 4447 4448 4449 4450 4451 4452 4453 4454 4455 4456 4457 4458 4459 4460 4461 4462 4463 4464 4465 4466 4467 4468 4469 4470 4471 4472 4473 4474 4475 4476 4477 4478 4479 4480 4481 4482 4483 4484 4485 4486 4487 4488 4489 4490 4491 4492 4493 4494 4495 4496 4497 4498 4499 4500 4501 4502 4503 4504 4505 4506 4507 4508 4509 4510 4511 4512 4513 4514 4515 4516 4517 4518 4519 4520 4521 4522 4523 4524 4525 4526 4527 4528 4529 4530 4531 4532 4533 4534 4535 4536 4537 4538 4539 4540 4541 4542 4543 4544 4545 4546 4547 4548 4549 4550 4551 4552 4553 4554 4555 4556 4557 4558 4559 4560 4561 4562 4563 4564 4565 4566 4567 4568 4569 4570 4571 4572 4573 4574 4575 4576 4577 4578 4579 4580 4581 4582 4583 4584 4585 4586 4587 4588 4589 4590 4591 4592 4593 4594 4595 4596 4597 4598 4599 4600 4601 4602 4603 4604 4605 4606 4607 4608 4609 4610 4611 4612 4613 4614 4615 4616 4617 4618 4619 4620 4621 4622 4623 4624 4625 4626 4627 4628 4629 4630 4631 4632 4633 4634 4635 4636 4637 4638 4639 4640 4641 4642 4643 4644 4645 4646 4647 4648 4649 4650 4651 4652 4653 4654 4655 4656 4657 4658 4659 4660 4661 4662 4663 4664 4665 4666 4667 4668 4669 4670 4671 4672 4673 4674 4675 4676 4677 4678 4679 4680 4681 4682 4683 4684 4685 4686 4687 4688 4689 4690 4691 4692 4693 4694 4695 4696 4697 4698 4699 4700 4701 4702 4703 4704 4705 4706 4707 4708 4709 4710 4711 4712 4713 4714 4715 4716 4717 4718 4719 4720 4721 4722 4723 4724 4725 4726 4727 4728 4729 4730 4731 4732 4733 4734 4735 4736 4737 4738 4739 4740 4741 4742 4743 4744 4745 4746 4747 4748 4749 4750 4751 4752 4753 4754 4755 4756 4757 4758 4759 4760 4761 4762 4763 4764 4765 4766 4767 4768 4769 4770 4771 4772 4773 4774 4775 4776 4777 4778 4779 4780 4781 4782 4783 4784 4785 4786 4787 4788 4789 4790 4791 4792 4793 4794 4795 4796 4797 4798 4799 4800 4801 4802 4803 4804 4805 4806 4807 4808 4809 4810 4811 4812 4813 4814 4815 4816 4817 4818 4819 4820 4821 4822 4823 4824 4825 4826 4827 4828 4829 4830 4831 4832 4833 4834 4835 4836 4837 4838 4839 4840 4841 4842 4843 4844 4845 4846 4847 4848 4849 4850 4851 4852 4853 4854 4855 4856 4857 4858 4859 4860 4861 4862 4863 4864 4865 4866 4867 4868 4869 4870 4871 4872 4873 4874 4875 4876 4877 4878 4879 4880 4881 4882 4883 4884 4885 4886 4887 4888 4889 4890 4891 4892 4893 4894 4895 4896 4897 4898 4899 4900 4901 4902 4903 4904 4905 4906 4907 4908 4909 4910 4911 4912 4913 4914 4915 4916 4917 4918 4919 4920 4921 4922 4923 4924 4925 4926 4927 4928 4929 4930 4931 4932 4933 4934 4935 4936 4937 4938 4939 4940 4941 4942 4943 4944 4945 4946 4947 4948 4949 4950 4951 4952 4953 4954 4955 4956 4957 4958 4959 4960 4961 4962 4963 4964 4965 4966 4967 4968 4969 4970 4971 4972 4973 4974 4975 4976 4977 4978 4979 4980 4981 4982 4983 4984 4985 4986 4987 4988 4989 4990 4991 4992 4993 4994 4995 4996 4997 4998 4999 5000 5001 5002 5003 5004 5005 5006 5007 5008 5009 5010 5011 5012 5013 5014 5015 5016 5017 5018 5019 5020 5021 5022 5023 5024 5025 5026 5027 5028 5029 5030 5031 5032 5033 5034 5035 5036 5037 5038 5039 5040 5041 5042 5043 5044 5045 5046 5047 5048 5049 5050 5051 5052 5053 5054 5055 5056 5057 5058 5059 5060 5061 5062 5063 5064 5065 5066 5067 5068 5069 5070 5071 5072 5073 5074 5075 5076 5077 5078 5079 5080 5081 5082 5083 5084 5085
|
/* DFP.C (c) Copyright Roger Bowler, 2007-2009 */
/* Decimal Floating Point instructions */
/*-------------------------------------------------------------------*/
/* This module implements the Decimal Floating Point instructions */
/* and the Floating Point Support Enhancement Facility instructions */
/* described in the z/Architecture Principles of Operation manual. */
/*-------------------------------------------------------------------*/
#include "hstdinc.h"
#if !defined(_HENGINE_DLL_)
#define _HENGINE_DLL_
#endif
#if !defined(_DFP_C_)
#define _DFP_C_
#endif
#include "hercules.h"
#include "opcode.h"
#include "inline.h"
#if defined(FEATURE_DECIMAL_FLOATING_POINT)
#include "decimal128.h"
#include "decimal64.h"
#include "decimal32.h"
#include "decPacked.h"
#endif /*defined(FEATURE_DECIMAL_FLOATING_POINT)*/
#if defined(FEATURE_FPS_ENHANCEMENT)
/*===================================================================*/
/* FLOATING POINT SUPPORT INSTRUCTIONS */
/*===================================================================*/
/* Note: the Floating Point Support instructions use the HFPREG_CHECK
and HFPREG2_CHECK macros to enforce an AFP-register data exception
if an FPS instruction attempts to use one of the 12 additional FPR
registers when the AFP-register-control bit in CR0 is zero. */
/*-------------------------------------------------------------------*/
/* B370 LPDFR - Load Positive FPR Long Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(load_positive_fpr_long_reg)
{
int r1, r2; /* Values of R fields */
int i1, i2; /* FP register subscripts */
RRE(inst, regs, r1, r2);
HFPREG2_CHECK(r1, r2, regs);
i1 = FPR2I(r1);
i2 = FPR2I(r2);
/* Copy register contents, clear the sign bit */
regs->fpr[i1] = regs->fpr[i2] & 0x7FFFFFFF;
regs->fpr[i1+1] = regs->fpr[i2+1];
} /* end DEF_INST(load_positive_fpr_long_reg) */
/*-------------------------------------------------------------------*/
/* B371 LNDFR - Load Negative FPR Long Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(load_negative_fpr_long_reg)
{
int r1, r2; /* Values of R fields */
int i1, i2; /* FP register subscripts */
RRE(inst, regs, r1, r2);
HFPREG2_CHECK(r1, r2, regs);
i1 = FPR2I(r1);
i2 = FPR2I(r2);
/* Copy register contents, set the sign bit */
regs->fpr[i1] = regs->fpr[i2] | 0x80000000;
regs->fpr[i1+1] = regs->fpr[i2+1];
} /* end DEF_INST(load_negative_fpr_long_reg) */
/*-------------------------------------------------------------------*/
/* B372 CPSDR - Copy Sign FPR Long Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(copy_sign_fpr_long_reg)
{
int r1, r2, r3; /* Values of R fields */
int i1, i2, i3; /* FP register subscripts */
U32 sign; /* Work area for sign bit */
RRF_M(inst, regs, r1, r2, r3);
HFPREG2_CHECK(r1, r2, regs);
HFPREG_CHECK(r3, regs);
i1 = FPR2I(r1);
i2 = FPR2I(r2);
i3 = FPR2I(r3);
/* Copy the sign bit from r3 register */
sign = regs->fpr[i3] & 0x80000000;
/* Copy r2 register contents to r1 register */
regs->fpr[i1] = regs->fpr[i2];
regs->fpr[i1+1] = regs->fpr[i2+1];
/* Insert the sign bit into r1 register */
regs->fpr[i1] &= 0x7FFFFFFF;
regs->fpr[i1] |= sign;
} /* end DEF_INST(copy_sign_fpr_long_reg) */
/*-------------------------------------------------------------------*/
/* B373 LCDFR - Load Complement FPR Long Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(load_complement_fpr_long_reg)
{
int r1, r2; /* Values of R fields */
int i1, i2; /* FP register subscripts */
RRE(inst, regs, r1, r2);
HFPREG2_CHECK(r1, r2, regs);
i1 = FPR2I(r1);
i2 = FPR2I(r2);
/* Copy register contents, invert sign bit */
regs->fpr[i1] = regs->fpr[i2] ^ 0x80000000;
regs->fpr[i1+1] = regs->fpr[i2+1];
} /* end DEF_INST(load_complement_fpr_long_reg) */
/*-------------------------------------------------------------------*/
/* B3C1 LDGR - Load FPR from GR Long Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(load_fpr_from_gr_long_reg)
{
int r1, r2; /* Values of R fields */
int i1; /* FP register subscript */
RRE(inst, regs, r1, r2);
HFPREG_CHECK(r1, regs);
i1 = FPR2I(r1);
/* Load FP register contents from general register */
regs->fpr[i1] = regs->GR_H(r2);
regs->fpr[i1+1] = regs->GR_L(r2);
} /* end DEF_INST(load_fpr_from_gr_long_reg) */
/*-------------------------------------------------------------------*/
/* B3CD LGDR - Load GR from FPR Long Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(load_gr_from_fpr_long_reg)
{
int r1, r2; /* Values of R fields */
int i2; /* FP register subscript */
RRE(inst, regs, r1, r2);
HFPREG_CHECK(r2, regs);
i2 = FPR2I(r2);
/* Load general register contents from FP register */
regs->GR_H(r1) = regs->fpr[i2];
regs->GR_L(r1) = regs->fpr[i2+1];
} /* end DEF_INST(load_gr_from_fpr_long_reg) */
/*-------------------------------------------------------------------*/
/* B2B9 SRNMT - Set DFP Rounding Mode [S] */
/*-------------------------------------------------------------------*/
DEF_INST(set_dfp_rounding_mode)
{
int b2; /* Base of effective addr */
VADR effective_addr2; /* Effective address */
S(inst, regs, b2, effective_addr2);
DFPINST_CHECK(regs);
/* Set DFP rounding mode in FPC register from address bits 61-63 */
regs->fpc &= ~(FPC_DRM);
regs->fpc |= ((effective_addr2 << FPC_DRM_SHIFT) & FPC_DRM);
} /* end DEF_INST(set_dfp_rounding_mode) */
#endif /*defined(FEATURE_FPS_ENHANCEMENT)*/
#if defined(FEATURE_IEEE_EXCEPTION_SIMULATION)
/*===================================================================*/
/* IEEE-EXCEPTION-SIMULATION FACILITY INSTRUCTIONS */
/*===================================================================*/
#if !defined(_IXS_ARCH_INDEPENDENT_)
/*-------------------------------------------------------------------*/
/* Check if a simulated-IEEE-exception event is to be recognized */
/* */
/* This subroutine is called by the LFAS and SFASR instructions to */
/* determine whether the instruction should raise a data exception */
/* at the end of the instruction and, if so, the DXC code to be set. */
/* */
/* Input: */
/* cur_fpc Current value of the FPC register */
/* src_fpc Value of instruction source operand */
/* Output: */
/* The return value is the data exception code (DXC), or */
/* zero if no simulated-IEEE-exception event is recognized */
/*-------------------------------------------------------------------*/
static BYTE
fpc_signal_check(U32 cur_fpc, U32 src_fpc)
{
U32 ff, sm, enabled_flags; /* Mask and flag work areas */
BYTE dxc; /* Data exception code or 0 */
/* AND the current FPC flags with the source FPC mask */
ff = (cur_fpc & FPC_FLAG) >> FPC_FLAG_SHIFT;
sm = (src_fpc & FPC_MASK) >> FPC_MASK_SHIFT;
enabled_flags = (ff & sm) << FPC_FLAG_SHIFT;
/* A simulated-IEEE-exception event is recognized
if any current flag corresponds to the source mask */
if (enabled_flags & FPC_FLAG_SFI)
{
dxc = DXC_IEEE_INV_OP_IISE;
}
else if (enabled_flags & FPC_FLAG_SFZ)
{
dxc = DXC_IEEE_DIV_ZERO_IISE;
}
else if (enabled_flags & FPC_FLAG_SFO)
{
dxc = (cur_fpc & FPC_FLAG_SFX) ?
DXC_IEEE_OF_INEX_IISE :
DXC_IEEE_OF_EXACT_IISE;
}
else if (enabled_flags & FPC_FLAG_SFU)
{
dxc = (cur_fpc & FPC_FLAG_SFX) ?
DXC_IEEE_UF_INEX_IISE :
DXC_IEEE_UF_EXACT_IISE;
}
else if (enabled_flags & FPC_FLAG_SFX)
{
dxc = DXC_IEEE_INEXACT_IISE;
}
else
{
dxc = 0;
}
/* Return data exception code or zero */
return dxc;
} /* end function fpc_signal_check */
#define _IXS_ARCH_INDEPENDENT_
#endif /*!defined(_IXS_ARCH_INDEPENDENT_)*/
/*-------------------------------------------------------------------*/
/* B2BD LFAS - Load FPC and Signal [S] */
/*-------------------------------------------------------------------*/
DEF_INST(load_fpc_and_signal)
{
int b2; /* Base of effective addr */
VADR effective_addr2; /* Effective address */
U32 src_fpc, new_fpc; /* New value for FPC */
BYTE dxc; /* Data exception code */
S(inst, regs, b2, effective_addr2);
DFPINST_CHECK(regs);
/* Load new FPC register contents from operand location */
src_fpc = ARCH_DEP(vfetch4) (effective_addr2, b2, regs);
/* Program check if reserved bits are non-zero */
FPC_CHECK(src_fpc, regs);
/* OR the flags from the current FPC register */
new_fpc = src_fpc | (regs->fpc & FPC_FLAG);
/* Determine whether an event is to be signaled */
dxc = fpc_signal_check(regs->fpc, src_fpc);
/* Update the FPC register */
regs->fpc = new_fpc;
/* Signal a simulated-IEEE-exception event if needed */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(load_fpc_and_signal) */
/*-------------------------------------------------------------------*/
/* B385 SFASR - Set FPC and Signal [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(set_fpc_and_signal)
{
int r1, unused; /* Values of R fields */
U32 src_fpc, new_fpc; /* New value for FPC */
BYTE dxc; /* Data exception code */
RRE(inst, regs, r1, unused);
DFPINST_CHECK(regs);
/* Load new FPC register contents from R1 register bits 32-63 */
src_fpc = regs->GR_L(r1);
/* Program check if reserved bits are non-zero */
FPC_CHECK(src_fpc, regs);
/* OR the flags from the current FPC register */
new_fpc = src_fpc | (regs->fpc & FPC_FLAG);
/* Determine whether an event is to be signaled */
dxc = fpc_signal_check(regs->fpc, src_fpc);
/* Update the FPC register */
regs->fpc = new_fpc;
/* Signal a simulated-IEEE-exception event if needed */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(set_fpc_and_signal) */
#endif /*defined(FEATURE_IEEE_EXCEPTION_SIMULATION)*/
#if defined(FEATURE_DECIMAL_FLOATING_POINT)
/*===================================================================*/
/* DECIMAL FLOATING POINT INSTRUCTIONS */
/*===================================================================*/
/* Note: the DFP instructions use the DFPINST_CHECK macro to check the
setting of the AFP-register-control bit in CR0. If this bit is zero
then the macro generates a DFP-instruction data exception. */
#if !defined(_DFP_ARCH_INDEPENDENT_)
/*-------------------------------------------------------------------*/
/* Extract the leftmost digit from a decimal32/64/128 structure */
/*-------------------------------------------------------------------*/
static const int
dfp_lmdtable[32] = {0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, 3, 4, 5, 6, 7,
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 8, 9, 8, 9, 0, 0};
static inline int
dfp32_extract_lmd(decimal32 *xp)
{
unsigned int cf = (((FW*)xp)->F & 0x7C000000) >> 26;
return dfp_lmdtable[cf];
} /* end function dfp32_extract_lmd */
static inline int
dfp64_extract_lmd(decimal64 *xp)
{
unsigned int cf = (((DW*)xp)->F.H.F & 0x7C000000) >> 26;
return dfp_lmdtable[cf];
} /* end function dfp64_extract_lmd */
static inline int
dfp128_extract_lmd(decimal128 *xp)
{
unsigned int cf = (((QW*)xp)->F.HH.F & 0x7C000000) >> 26;
return dfp_lmdtable[cf];
} /* end function dfp128_extract_lmd */
/*-------------------------------------------------------------------*/
/* Clear the CF and BXCF fields of a decimal32/64/128 structure */
/*-------------------------------------------------------------------*/
static inline void
dfp32_clear_cf_and_bxcf(decimal32 *xp)
{
((FW*)xp)->F &= 0x800FFFFF; /* Clear CF and BXCF fields */
} /* end function dfp32_clear_cf_and_bxcf */
static inline void
dfp64_clear_cf_and_bxcf(decimal64 *xp)
{
((DW*)xp)->F.H.F &= 0x8003FFFF; /* Clear CF and BXCF fields */
} /* end function dfp64_clear_cf_and_bxcf */
static inline void
dfp128_clear_cf_and_bxcf(decimal128 *xp)
{
((QW*)xp)->F.HH.F &= 0x80003FFF; /* Clear CF and BXCF fields */
} /* end function dfp128_clear_cf_and_bxcf */
/*-------------------------------------------------------------------*/
/* Set the CF and BXCF fields of a decimal32/64/128 structure */
/* Input: */
/* xp Pointer to a decimal32/64/128 structure */
/* cfs A 32-bit value, of which bits 0-25 are ignored, */
/* bits 26-30 contain the new CF field value (5-bits), */
/* bit 31 is the new BXCF signaling indicator (1-bit). */
/* Output: */
/* The CF field and the high-order bit of the BXCF field in */
/* the decimal32/64/128 structure are set to the indicated */
/* values and the remaining bits of the BXCF field are cleared. */
/*-------------------------------------------------------------------*/
#define DFP_CFS_INF ((30<<1)|0) /* CF and BXCF-S for Inf */
#define DFP_CFS_QNAN ((31<<1)|0) /* CF and BXCF-S for QNaN */
#define DFP_CFS_SNAN ((31<<1)|1) /* CF and BXCF-S for SNaN */
static inline void
dfp32_set_cf_and_bxcf(decimal32 *xp, U32 cfs)
{
((FW*)xp)->F &= 0x800FFFFF; /* Clear CF and BXCF fields */
((FW*)xp)->F |= (cfs & 0x3F) << 25;
/* Set CF and BXCF S-bit */
} /* end function dfp32_set_cf_and_bxcf */
static inline void
dfp64_set_cf_and_bxcf(decimal64 *xp, U32 cfs)
{
((DW*)xp)->F.H.F &= 0x8003FFFF; /* Clear CF and BXCF fields */
((DW*)xp)->F.H.F |= (cfs & 0x3F) << 25;
/* Set CF and BXCF S-bit */
} /* end function dfp64_set_cf_and_bxcf */
static inline void
dfp128_set_cf_and_bxcf(decimal128 *xp, U32 cfs)
{
((QW*)xp)->F.HH.F &= 0x80003FFF; /* Clear CF and BXCF fields */
((QW*)xp)->F.HH.F |= (cfs & 0x3F) << 25;
/* Set CF and BXCF S-bit */
} /* end function dfp128_set_cf_and_bxcf */
/*-------------------------------------------------------------------*/
/* Compare exponent and return condition code */
/* */
/* This subroutine is called by the CEETR, CEDTR, and CEXTR */
/* instructions. It compares the exponents of two decimal */
/* numbers and returns a condition code. */
/* */
/* Input: */
/* d1,d2 Pointers to decimal number structures */
/* Output: */
/* The return value is the condition code */
/*-------------------------------------------------------------------*/
static inline int
dfp_compare_exponent(decNumber *d1, decNumber *d2)
{
int cc; /* Condition code */
if (decNumberIsNaN(d1) && decNumberIsNaN(d2))
cc = 0;
else if (decNumberIsNaN(d1) || decNumberIsNaN(d2))
cc = 3;
else if (decNumberIsInfinite(d1) && decNumberIsInfinite(d2))
cc = 0;
else if (decNumberIsInfinite(d1) || decNumberIsInfinite(d2))
cc = 3;
else
cc = (d1->exponent == d2->exponent) ? 0 :
(d1->exponent < d2->exponent) ? 1 : 2 ;
return cc;
} /* end function dfp_compare_exponent */
/*-------------------------------------------------------------------*/
/* Convert 64-bit signed binary integer to decimal number */
/* */
/* This subroutine is called by the CDGTR and CXGTR instructions. */
/* It converts a 64-bit signed binary integer value into a */
/* decimal number structure. The inexact condition will be set */
/* in the decimal context structure if the number is rounded to */
/* fit the maximum number of digits specified in the context. */
/* */
/* Input: */
/* dn Pointer to decimal number structure */
/* n 64-bit signed binary integer value */
/* pset Pointer to decimal number context structure */
/* Output: */
/* The decimal number structure is updated. */
/*-------------------------------------------------------------------*/
static void
dfp_number_from_fix64(decNumber *dn, S64 n, decContext *pset)
{
int sign = 0; /* Sign of binary integer */
int i; /* Counter */
char zoned[32]; /* Zoned decimal work area */
static char maxnegzd[]="-9223372036854775808";
static U64 maxneg64 = 0x8000000000000000ULL;
/* Handle maximum negative number as special case */
if (n == (S64)maxneg64)
{
decNumberFromString(dn, maxnegzd, pset);
return;
}
/* Convert binary value to zoned decimal */
if (n < 0) { n = -n; sign = 1; }
i = sizeof(zoned) - 1;
zoned[i] = '\0';
do {
zoned[--i] = (n % 10) + '0';
n /= 10;
} while(i > 1 && n > 0);
if (sign) zoned[--i] = '-';
/* Convert zoned decimal value to decimal number structure */
decNumberFromString(dn, zoned+i, pset);
} /* end function dfp_number_from_fix64 */
/*-------------------------------------------------------------------*/
/* Convert decimal number to 64-bit signed binary integer */
/* */
/* This subroutine is called by the CGDTR and CGXTR instructions. */
/* It converts a decimal number structure to a 64-bit signed */
/* binary integer value. The inexact condition will be set in */
/* the decimal context structure if the number is rounded to */
/* an integer. The invalid operation condition will be set if */
/* the decimal value is outside the range of a 64-bit integer. */
/* */
/* Input: */
/* b Pointer to decimal number structure */
/* pset Pointer to decimal number context structure */
/* Output: */
/* The return value is the 64-bit signed binary integer result */
/*-------------------------------------------------------------------*/
static S64
dfp_number_to_fix64(decNumber *b, decContext *pset)
{
S64 n; /* 64-bit signed result */
int32_t scale; /* Scaling factor */
unsigned i; /* Array subscript */
BYTE packed[17]; /* 33-digit packed work area */
decNumber p, c; /* Working decimal numbers */
static U64 mp64 = 0x7FFFFFFFFFFFFFFFULL; /* Max pos fixed 64 */
static U64 mn64 = 0x8000000000000000ULL; /* Max neg fixed 64 */
static char mpzd[]="9223372036854775807"; /* Max pos zoned dec */
static char mnzd[]="-9223372036854775808"; /* Max neg zoned dec */
static BYTE mpflag = 0; /* 1=mp,mn are initialized */
static decNumber mp, mn; /* Decimal maximum pos,neg */
decContext setmax; /* Working context for mp,mn */
/* Prime the decimal number structures representing the maximum
positive and negative numbers representable in 64 bits. Use
a 128-bit DFP working context because these numbers are too
big to be represented in the 32-bit and 64-bit DFP formats */
if (mpflag == 0)
{
decContextDefault(&setmax, DEC_INIT_DECIMAL128);
decNumberFromString(&mp, mpzd, &setmax);
decNumberFromString(&mn, mnzd, &setmax);
mpflag = 1;
}
/* If operand is a NaN then set invalid operation
and return maximum negative result */
if (decNumberIsNaN(b))
{
pset->status |= DEC_IEEE_854_Invalid_operation;
return (S64)mn64;
}
/* Remove fractional part of decimal number */
decNumberToIntegralValue(&p, b, pset);
/* Special case if operand is less than maximum negative
number (including where operand is negative infinity) */
decNumberCompare(&c, b, &mn, pset);
if (decNumberIsNegative(&c))
{
/* If rounded value is less than maximum negative number
then set invalid operation otherwise set inexact */
decNumberCompare(&c, &p, &mn, pset);
if (decNumberIsNegative(&c))
pset->status |= DEC_IEEE_854_Invalid_operation;
else
pset->status |= DEC_IEEE_854_Inexact;
/* Return maximum negative result */
return (S64)mn64;
}
/* Special case if operand is greater than maximum positive
number (including where operand is positive infinity) */
decNumberCompare(&c, b, &mp, pset);
if (decNumberIsNegative(&c) == 0 && decNumberIsZero(&c) == 0)
{
/* If rounded value is greater than maximum positive number
then set invalid operation otherwise set inexact */
decNumberCompare(&c, &p, &mp, pset);
if (decNumberIsNegative(&c) == 0 && decNumberIsZero(&c) == 0)
pset->status |= DEC_IEEE_854_Invalid_operation;
else
pset->status |= DEC_IEEE_854_Inexact;
/* Return maximum positive result */
return (S64)mp64;
}
/* Raise inexact condition if result was rounded */
decNumberCompare(&c, &p, b, pset);
if (decNumberIsZero(&c) == 0)
{
pset->status |= DEC_IEEE_854_Inexact;
if (decNumberIsNegative(&c) == decNumberIsNegative(b))
pset->status |= DEC_Rounded;
}
/* Convert decimal number structure to packed decimal */
decPackedFromNumber(packed, sizeof(packed), &scale, &p);
/* Convert packed decimal to binary value */
for (i = 0, n = 0; i < sizeof(packed)-1; i++)
{
n = n * 10 + ((packed[i] & 0xF0) >> 4);
n = n * 10 + (packed[i] & 0x0F);
}
n = n * 10 + ((packed[i] & 0xF0) >> 4);
while (scale++) n *= 10;
if ((packed[i] & 0x0F) == 0x0D) n = -n;
/* Return 64-bit signed result */
return n;
} /* end function dfp_number_to_fix64 */
#define MAXDECSTRLEN DECIMAL128_String /* Maximum string length */
/*-------------------------------------------------------------------*/
/* Shift decimal coefficient left or right */
/* */
/* This subroutine is called by the SLDT, SLXT, SRDT and SRXT */
/* instructions. It shifts the coefficient digits of a decimal */
/* number left or right. For a left shift, zeroes are appended */
/* to the coefficient. For a right shift, digits are dropped */
/* from the end of the coefficient. No rounding is performed. */
/* The sign and exponent of the number remain unchanged. */
/* */
/* Input: */
/* pset Pointer to decimal number context structure */
/* dn Pointer to decimal number structure to be shifted */
/* count Number of digits to shift (+ve=left, -ve=right) */
/* Output: */
/* The decimal number structure is updated. */
/*-------------------------------------------------------------------*/
static inline void
dfp_shift_coeff(decContext *pset, decNumber *dn, int count)
{
int len; /* String length */
int maxlen; /* Maximum coefficient length*/
int32_t exp; /* Original exponent */
uint8_t bits; /* Original flag bits */
char zd[MAXDECSTRLEN+64]; /* Zoned decimal work area */
/* Save original exponent and sign/Inf/NaN bits */
exp = dn->exponent;
bits = dn->bits;
/* Clear exponent and sign/Inf/NaN bits */
dn->exponent = 0;
dn->bits &= ~(DECNEG | DECSPECIAL);
/* Convert coefficient digits to zoned decimal */
decNumberToString(dn, zd);
len = (int)strlen(zd);
/* Shift zoned digits left or right */
if (count > 0)
memset(zd + len, '0', count);
len += count;
maxlen = (bits & DECSPECIAL) ? pset->digits - 1 : pset->digits;
if (len > maxlen)
{
memmove(zd, zd + len - maxlen, maxlen);
len = maxlen;
}
else if (len < 1)
{
zd[0] = '0';
len = 1;
}
zd[len] = '\0';
/* Convert shifted coefficient to decimal number structure */
decNumberFromString(dn, zd, pset);
/* Restore original exponent and sign/Inf/NaN bits */
dn->exponent = exp;
dn->bits |= bits & (DECNEG | DECSPECIAL);
} /* end function dfp_shift_coeff */
/* Bit numbers for Test Data Class instructions */
#define DFP_TDC_ZERO 52
#define DFP_TDC_SUBNORMAL 54
#define DFP_TDC_NORMAL 56
#define DFP_TDC_INFINITY 58
#define DFP_TDC_QUIET_NAN 60
#define DFP_TDC_SIGNALING_NAN 62
/*-------------------------------------------------------------------*/
/* Test data class and return condition code */
/* */
/* This subroutine is called by the TDCET, TDCDT, and TDCXT */
/* instructions. It tests the data class and sign of a decimal */
/* number. Each combination of data class and sign corresponds */
/* to one of 12 possible bits in a bitmask. The value (0 or 1) */
/* of the corresponding bit is returned. */
/* */
/* Input: */
/* pset Pointer to decimal number context structure */
/* dn Pointer to decimal number structure to be tested */
/* bits Bitmask in rightmost 12 bits */
/* Output: */
/* The return value is 0 or 1. */
/*-------------------------------------------------------------------*/
static inline int
dfp_test_data_class(decContext *pset, decNumber *dn, U32 bits)
{
int bitn; /* Bit number */
decNumber dm; /* Normalized value of dn */
if (decNumberIsZero(dn))
bitn = DFP_TDC_ZERO;
else if (decNumberIsInfinite(dn))
bitn = DFP_TDC_INFINITY;
else if (decNumberIsQNaN(dn))
bitn = DFP_TDC_QUIET_NAN;
else if (decNumberIsSNaN(dn))
bitn = DFP_TDC_SIGNALING_NAN;
else {
decNumberNormalize(&dm, dn, pset);
bitn = (dm.exponent < pset->emin) ?
DFP_TDC_SUBNORMAL :
DFP_TDC_NORMAL ;
}
if (decNumberIsNegative(dn)) bitn++;
return (bits >> (63 - bitn)) & 0x01;
} /* end function dfp_test_data_class */
/* Bit numbers for Test Data Group instructions */
#define DFP_TDG_SAFE_ZERO 52
#define DFP_TDG_EXTREME_ZERO 54
#define DFP_TDG_EXTREME_NONZERO 56
#define DFP_TDG_SAFE_NZ_LMD_Z 58
#define DFP_TDG_SAFE_NZ_LMD_NZ 60
#define DFP_TDG_SPECIAL 62
/*-------------------------------------------------------------------*/
/* Test data group and return condition code */
/* */
/* This subroutine is called by the TDGET, TDGDT, and TDGXT */
/* instructions. It tests the exponent and leftmost coefficient */
/* digit of a decimal number to determine which of 12 possible */
/* groups the number corresponds to. Each group corresponds to */
/* one of 12 possible bits in a bitmask. The value (0 or 1) of */
/* the corresponding bit is returned. */
/* */
/* Input: */
/* pset Pointer to decimal number context structure */
/* dn Pointer to decimal number structure to be tested */
/* lmd Leftmost digit of decimal FP number */
/* bits Bitmask in rightmost 12 bits */
/* Output: */
/* The return value is 0 or 1. */
/*-------------------------------------------------------------------*/
static inline int
dfp_test_data_group(decContext *pset, decNumber *dn, int lmd, U32 bits)
{
int bitn; /* Bit number */
int extreme; /* 1=exponent is min or max */
int exp; /* Adjusted exponent */
exp = dn->exponent + pset->digits - 1;
extreme = (exp == pset->emin) || (exp == pset->emax);
if (decNumberIsZero(dn))
bitn = extreme ?
DFP_TDG_EXTREME_ZERO :
DFP_TDG_SAFE_ZERO ;
else if (decNumberIsInfinite(dn) || decNumberIsNaN(dn))
bitn = DFP_TDG_SPECIAL;
else if (extreme)
bitn = DFP_TDG_EXTREME_NONZERO;
else {
bitn = (lmd == 0) ?
DFP_TDG_SAFE_NZ_LMD_Z :
DFP_TDG_SAFE_NZ_LMD_NZ ;
}
if (decNumberIsNegative(dn)) bitn++;
return (bits >> (63 - bitn)) & 0x01;
} /* end function dfp_test_data_group */
#define _DFP_ARCH_INDEPENDENT_
#endif /*!defined(_DFP_ARCH_INDEPENDENT_)*/
#if defined(FEATURE_FLOATING_POINT_EXTENSION_FACILITY) /*810*/
#if !defined(_DFP_FPE_ARCH_INDEPENDENT_)
/*-------------------------------------------------------------------*/
/* Convert 32-bit signed binary integer to decimal number */
/* */
/* This subroutine is called by the CDFTR and CXFTR instructions. */
/* It converts a 32-bit signed binary integer value into a */
/* decimal number structure. The inexact condition will be set */
/* in the decimal context structure if the number is rounded to */
/* fit the maximum number of digits specified in the context. */
/* */
/* Input: */
/* dn Pointer to decimal number structure */
/* n 32-bit signed binary integer value */
/* pset Pointer to decimal number context structure */
/* Output: */
/* The decimal number structure is updated. */
/*-------------------------------------------------------------------*/
static void
dfp_number_from_fix32(decNumber *dn, S32 n, decContext *pset)
{
int sign = 0; /* Sign of binary integer */
int i; /* Counter */
char zoned[32]; /* Zoned decimal work area */
static char maxnegzd[]="-2147483648";
static U32 maxneg32 = 0x80000000UL;
/* Handle maximum negative number as special case */
if (n == (S32)maxneg32)
{
decNumberFromString(dn, maxnegzd, pset);
return;
}
/* Convert binary value to zoned decimal */
if (n < 0) { n = -n; sign = 1; }
i = sizeof(zoned) - 1;
zoned[i] = '\0';
do {
zoned[--i] = (n % 10) + '0';
n /= 10;
} while(i > 1 && n > 0);
if (sign) zoned[--i] = '-';
/* Convert zoned decimal value to decimal number structure */
decNumberFromString(dn, zoned+i, pset);
} /* end function dfp_number_from_fix32 */
/*-------------------------------------------------------------------*/
/* Convert 32-bit unsigned binary integer to decimal number */
/* */
/* This subroutine is called by the CDLFTR and CXLFTR instructions. */
/* It converts a 32-bit unsigned binary integer value into a */
/* decimal number structure. The inexact condition will be set */
/* in the decimal context structure if the number is rounded to */
/* fit the maximum number of digits specified in the context. */
/* */
/* Input: */
/* dn Pointer to decimal number structure */
/* n 32-bit unsigned binary integer value */
/* pset Pointer to decimal number context structure */
/* Output: */
/* The decimal number structure is updated. */
/*-------------------------------------------------------------------*/
static void
dfp_number_from_u32(decNumber *dn, U32 n, decContext *pset)
{
int i; /* Counter */
char zoned[32]; /* Zoned decimal work area */
/* Convert unsigned binary value to zoned decimal */
i = sizeof(zoned) - 1;
zoned[i] = '\0';
do {
zoned[--i] = (n % 10) + '0';
n /= 10;
} while(i > 1 && n > 0);
/* Convert zoned decimal value to decimal number structure */
decNumberFromString(dn, zoned+i, pset);
} /* end function dfp_number_from_u32 */
/*-------------------------------------------------------------------*/
/* Convert 64-bit unsigned binary integer to decimal number */
/* */
/* This subroutine is called by the CDLGTR and CXLGTR instructions. */
/* It converts a 64-bit unsigned binary integer value into a */
/* decimal number structure. The inexact condition will be set */
/* in the decimal context structure if the number is rounded to */
/* fit the maximum number of digits specified in the context. */
/* */
/* Input: */
/* dn Pointer to decimal number structure */
/* n 64-bit unsigned binary integer value */
/* pset Pointer to decimal number context structure */
/* Output: */
/* The decimal number structure is updated. */
/*-------------------------------------------------------------------*/
static void
dfp_number_from_u64(decNumber *dn, U64 n, decContext *pset)
{
int i; /* Counter */
char zoned[32]; /* Zoned decimal work area */
/* Convert unsigned binary value to zoned decimal */
i = sizeof(zoned) - 1;
zoned[i] = '\0';
do {
zoned[--i] = (n % 10) + '0';
n /= 10;
} while(i > 1 && n > 0);
/* Convert zoned decimal value to decimal number structure */
decNumberFromString(dn, zoned+i, pset);
} /* end function dfp_number_from_u64 */
/*-------------------------------------------------------------------*/
/* Convert decimal number to 32-bit signed binary integer */
/* */
/* This subroutine is called by the CFDTR and CFXTR instructions. */
/* It converts a decimal number structure to a 32-bit signed */
/* binary integer value. The inexact condition will be set in */
/* the decimal context structure if the number is rounded to */
/* an integer. The invalid operation condition will be set if */
/* the decimal value is outside the range of a 32-bit integer. */
/* */
/* Input: */
/* b Pointer to decimal number structure */
/* pset Pointer to decimal number context structure */
/* Output: */
/* The return value is the 32-bit signed binary integer result */
/*-------------------------------------------------------------------*/
static S32
dfp_number_to_fix32(decNumber *b, decContext *pset)
{
S32 n; /* 32-bit signed result */
int32_t scale; /* Scaling factor */
unsigned i; /* Array subscript */
BYTE packed[17]; /* 33-digit packed work area */
decNumber p, c; /* Working decimal numbers */
static U32 mp32 = 0x7FFFFFFFUL; /* Max positive fixed 32 */
static U32 mn32 = 0x80000000UL; /* Max negative fixed 32 */
static char mp32zd[]="2147483647"; /* Max positive zoned dec */
static char mn32zd[]="-2147483648"; /* Max negative zoned dec */
static BYTE mp32flag = 0; /* 1=mp32dn,mn32dn inited */
static decNumber mp32dn, mn32dn; /* Decimal maximum pos,neg */
decContext setmax; /* Working context */
/* Prime the decimal number structures representing the maximum
positive and negative numbers representable in 32 bits. Use
a 64-bit DFP working context because these numbers are too
big to be represented in the 32-bit DFP format */
if (mp32flag == 0)
{
decContextDefault(&setmax, DEC_INIT_DECIMAL64);
decNumberFromString(&mp32dn, mp32zd, &setmax);
decNumberFromString(&mn32dn, mn32zd, &setmax);
mp32flag = 1;
}
/* If operand is a NaN then set invalid operation
and return maximum negative result */
if (decNumberIsNaN(b))
{
pset->status |= DEC_IEEE_854_Invalid_operation;
return (S32)mn32;
}
/* Remove fractional part of decimal number */
decNumberToIntegralValue(&p, b, pset);
/* Special case if operand is less than maximum negative
number (including where operand is negative infinity) */
decNumberCompare(&c, b, &mn32dn, pset);
if (decNumberIsNegative(&c))
{
/* If rounded value is less than maximum negative number
then set invalid operation otherwise set inexact */
decNumberCompare(&c, &p, &mn32dn, pset);
if (decNumberIsNegative(&c))
pset->status |= DEC_IEEE_854_Invalid_operation;
else
pset->status |= DEC_IEEE_854_Inexact;
/* Return maximum negative result */
return (S32)mn32;
}
/* Special case if operand is greater than maximum positive
number (including where operand is positive infinity) */
decNumberCompare(&c, b, &mp32dn, pset);
if (decNumberIsNegative(&c) == 0 && decNumberIsZero(&c) == 0)
{
/* If rounded value is greater than maximum positive number
then set invalid operation otherwise set inexact */
decNumberCompare(&c, &p, &mp32dn, pset);
if (decNumberIsNegative(&c) == 0 && decNumberIsZero(&c) == 0)
pset->status |= DEC_IEEE_854_Invalid_operation;
else
pset->status |= DEC_IEEE_854_Inexact;
/* Return maximum positive result */
return (S32)mp32;
}
/* Raise inexact condition if result was rounded */
decNumberCompare(&c, &p, b, pset);
if (decNumberIsZero(&c) == 0)
{
pset->status |= DEC_IEEE_854_Inexact;
if (decNumberIsNegative(&c) == decNumberIsNegative(b))
pset->status |= DEC_Rounded;
}
/* Convert decimal number structure to packed decimal */
decPackedFromNumber(packed, sizeof(packed), &scale, &p);
/* Convert packed decimal to binary value */
for (i = 0, n = 0; i < sizeof(packed)-1; i++)
{
n = n * 10 + ((packed[i] & 0xF0) >> 4);
n = n * 10 + (packed[i] & 0x0F);
}
n = n * 10 + ((packed[i] & 0xF0) >> 4);
while (scale++) n *= 10;
if ((packed[i] & 0x0F) == 0x0D) n = -n;
/* Return 32-bit signed result */
return n;
} /* end function dfp_number_to_fix32 */
/*-------------------------------------------------------------------*/
/* Convert decimal number to 32-bit unsigned binary integer */
/* */
/* This subroutine is called by the CLFDTR and CLFXTR instructions. */
/* It converts a decimal number structure to a 32-bit unsigned */
/* binary integer value. The inexact condition will be set in */
/* the decimal context structure if the number is rounded to */
/* an integer. The invalid operation condition will be set if */
/* the decimal value is outside the range of a 32-bit unsigned int. */
/* */
/* Input: */
/* b Pointer to decimal number structure */
/* pset Pointer to decimal number context structure */
/* Output: */
/* The return value is the 32-bit unsigned integer result */
/*-------------------------------------------------------------------*/
static U32
dfp_number_to_u32(decNumber *b, decContext *pset)
{
U32 n; /* 32-bit unsigned result */
int32_t scale; /* Scaling factor */
unsigned i; /* Array subscript */
BYTE packed[17]; /* 33-digit packed work area */
decNumber p, c; /* Working decimal numbers */
static U32 mu32 = 0xFFFFFFFFUL; /* Max unsigned integer */
static char mu32zd[]="4294967295"; /* Max unsigned zoned dec */
static BYTE mu32flag = 0; /* 1=mu32dn is initialized */
static decNumber mu32dn; /* Decimal maximum unsigned */
decContext setmax; /* Working context */
/* Prime the decimal number structure representing the maximum
unsigned number representable in 32 bits. Use a 64-bit DFP
working context because this number is too big to be
represented in the 32-bit DFP format */
if (mu32flag == 0)
{
decContextDefault(&setmax, DEC_INIT_DECIMAL64);
decNumberFromString(&mu32dn, mu32zd, &setmax);
mu32flag = 1;
}
/* If operand is a NaN then set invalid operation
and return zero result */
if (decNumberIsNaN(b))
{
pset->status |= DEC_IEEE_854_Invalid_operation;
return (U32)0;
}
/* Round decimal number to integer using current rounding mode */
decNumberToIntegralValue(&p, b, pset);
/* If rounded value is less than zero then set invalid operation
and return zero result */
if (decNumberIsNegative(&p))
{
pset->status |= DEC_IEEE_854_Invalid_operation;
return (U32)0;
}
/* If rounded value is greater than maximum unsigned number
(including where operand is positive infinity) then set
invalid operation and return maximum unsigned result */
decNumberCompare(&c, &p, &mu32dn, pset);
if (decNumberIsNegative(&c) == 0 && decNumberIsZero(&c) == 0)
{
pset->status |= DEC_IEEE_854_Invalid_operation;
return (U32)mu32;
}
/* Raise inexact condition if result was rounded */
decNumberCompare(&c, &p, b, pset);
if (decNumberIsZero(&c) == 0)
{
pset->status |= DEC_IEEE_854_Inexact;
if (decNumberIsNegative(&c) == decNumberIsNegative(b))
pset->status |= DEC_Rounded;
}
/* Convert decimal number structure to packed decimal */
decPackedFromNumber(packed, sizeof(packed), &scale, &p);
/* Convert packed decimal to binary value */
for (i = 0, n = 0; i < sizeof(packed)-1; i++)
{
n = n * 10 + ((packed[i] & 0xF0) >> 4);
n = n * 10 + (packed[i] & 0x0F);
}
n = n * 10 + ((packed[i] & 0xF0) >> 4);
while (scale++) n *= 10;
/* Return 32-bit unsigned result */
return n;
} /* end function dfp_number_to_u32 */
/*-------------------------------------------------------------------*/
/* Convert decimal number to 64-bit unsigned binary integer */
/* */
/* This subroutine is called by the CLGDTR and CLGXTR instructions. */
/* It converts a decimal number structure to a 64-bit unsigned */
/* binary integer value. The inexact condition will be set in */
/* the decimal context structure if the number is rounded to */
/* an integer. The invalid operation condition will be set if */
/* the decimal value is outside the range of a 64-bit unsigned int. */
/* */
/* Input: */
/* b Pointer to decimal number structure */
/* pset Pointer to decimal number context structure */
/* Output: */
/* The return value is the 64-bit unsigned integer result */
/*-------------------------------------------------------------------*/
static U64
dfp_number_to_u64(decNumber *b, decContext *pset)
{
U64 n; /* 64-bit unsigned result */
int32_t scale; /* Scaling factor */
unsigned i; /* Array subscript */
BYTE packed[17]; /* 33-digit packed work area */
decNumber p, c; /* Working decimal numbers */
static U64 mu64 = 0xFFFFFFFFFFFFFFFFULL; /* Max unsigned int */
static char mu64zd[]="18446744073709551615"; /* Max zoned dec */
static BYTE mu64flag = 0; /* 1=mu64dn is initialized */
static decNumber mu64dn; /* Decimal maximum unsigned */
decContext setmax; /* Working context */
/* Prime the decimal number structure representing the maximum
unsigned number representable in 64 bits. Use a 128-bit DFP
working context because this number is too big to be
represented in the 32-bit or 64-bit DFP format */
if (mu64flag == 0)
{
decContextDefault(&setmax, DEC_INIT_DECIMAL128);
decNumberFromString(&mu64dn, mu64zd, &setmax);
mu64flag = 1;
}
/* If operand is a NaN then set invalid operation
and return zero result */
if (decNumberIsNaN(b))
{
pset->status |= DEC_IEEE_854_Invalid_operation;
return (U64)0;
}
/* Round decimal number to integer using current rounding mode */
decNumberToIntegralValue(&p, b, pset);
/* If rounded value is less than zero then set invalid operation
and return zero result */
if (decNumberIsNegative(&p))
{
pset->status |= DEC_IEEE_854_Invalid_operation;
return (U64)0;
}
/* If rounded value is greater than maximum unsigned number
(including where operand is positive infinity) then set
invalid operation and return maximum unsigned result */
decNumberCompare(&c, &p, &mu64dn, pset);
if (decNumberIsNegative(&c) == 0 && decNumberIsZero(&c) == 0)
{
pset->status |= DEC_IEEE_854_Invalid_operation;
return (U64)mu64;
}
/* Raise inexact condition if result was rounded */
decNumberCompare(&c, &p, b, pset);
if (decNumberIsZero(&c) == 0)
{
pset->status |= DEC_IEEE_854_Inexact;
if (decNumberIsNegative(&c) == decNumberIsNegative(b))
pset->status |= DEC_Rounded;
}
/* Convert decimal number structure to packed decimal */
decPackedFromNumber(packed, sizeof(packed), &scale, &p);
/* Convert packed decimal to binary value */
for (i = 0, n = 0; i < sizeof(packed)-1; i++)
{
n = n * 10 + ((packed[i] & 0xF0) >> 4);
n = n * 10 + (packed[i] & 0x0F);
}
n = n * 10 + ((packed[i] & 0xF0) >> 4);
while (scale++) n *= 10;
/* Return 64-bit unsigned result */
return n;
} /* end function dfp_number_to_u64 */
#define _DFP_FPE_ARCH_INDEPENDENT_
#endif /*!defined(_DFP_FPE_ARCH_INDEPENDENT_)*/
#endif /*defined(FEATURE_FLOATING_POINT_EXTENSION_FACILITY)*/ /*810*/
#if defined(FEATURE_DFP_ZONED_CONVERSION_FACILITY) /*912*/
#if !defined(_DFP_ZONED_ARCH_INDEPENDENT_)
#define CDZT_MAXLEN 16 /* CDZT maximum operand len */
#define CXZT_MAXLEN 34 /* CXZT maximum operand len */
/*-------------------------------------------------------------------*/
/* Convert zoned decimal to decimal number */
/* */
/* This subroutine is called by the CDZT and CXZT instructions. */
/* It converts a zoned decimal value into a decimal number */
/* structure. The length of the zoned decimal value should not */
/* exceed the maximum number of digits specified in the context. */
/* */
/* Input: */
/* dn Pointer to decimal number structure */
/* zoned zoned decimal input area */
/* len length-1 of zoned decimal input */
/* mask mask field: 0x8=signed */
/* pset Pointer to decimal number context structure */
/* Output: */
/* The decimal number structure is updated. */
/* Return value: 0=success, 1=data exception */
/*-------------------------------------------------------------------*/
static int
dfp_number_from_zoned(decNumber *dn, char *zoned, int len,
int mask, decContext *pset)
{
int i; /* Array subscript */
int signflag; /* 1=signed decimal operand */
char zwork[1+CXZT_MAXLEN+1]; /* Sign + digits + null */
char *pzw = zwork; /* Addr next byte in zwork */
char c; /* Character work area */
/* Set the signed flag if indicated by the mask */
signflag = (mask & 0x8) ? 1 : 0;
/* Set the sign according to the operand sign code */
if (signflag) {
switch ((zoned[len] & 0xF0) >> 4) {
case 0xB: case 0xD:
*pzw++ = '-'; break;
case 0xA: case 0xC: case 0xE: case 0xF:
break;
default:
/* Data exception if invalid sign code */
return 1;
}
}
/* Convert zoned number to a decimal string */
for (i=0; i <= len; i++)
{
c = zoned[i] & 0x0F;
/* Data exception if invalid digit */
if (c > 0x09) return 1;
*pzw++ = c + '0';
}
*pzw = '\0';
/* Convert decimal string to decimal number structure */
decNumberFromString(dn, zwork, pset);
return 0;
} /* end function dfp_number_from_zoned */
#define CZDT_MAXLEN 16 /* CZDT maximum operand len */
#define CZXT_MAXLEN 34 /* CZXT maximum operand len */
/*-------------------------------------------------------------------*/
/* Convert decimal number to zoned decimal */
/* */
/* This subroutine is called by the CZDT and CZXT instructions. */
/* It converts a decimal number to a zoned decimal string. */
/* */
/* Input: */
/* dn Pointer to decimal number structure */
/* representing original DFP value */
/* dc Pointer to decimal number structure */
/* containing only coeffecient of DFP value */
/* zoned zoned decimal output area */
/* len length-1 of zoned decimal output area */
/* mask mask field: 0x8=signed, 0x4=ASCII, */
/* 0x2=plus sign is F, 0x1=zero is always positive */
/* pset Pointer to decimal number context structure */
/* Output: */
/* The zoned decimal area is updated. */
/* Return value is the condition code: */
/* 0=zero; 1=negative; 2=positive; 3=Inf, NaN, or overflow */
/*-------------------------------------------------------------------*/
static int
dfp_number_to_zoned(decNumber *dn, decNumber *dc, char *zoned, int len,
int mask, decContext *pset)
{
int i; /* Array subscript */
int pad; /* Number of padding bytes */
int cc; /* Condition code */
int sign; /* 1=negative number */
char zwork[MAXDECSTRLEN+64]; /* Decimal string work area */
int zwlen; /* Length of zwork string */
int zwind; /* Index into zwork string */
UNREFERENCED(pset);
/* Determine if the number is negative or positive */
sign = (decNumberIsNegative(dn)) ? 1 : 0;
/* Force plus zero if mask bit 3 is set */
if ((mask & 0x1) && decNumberIsZero(dn)) sign = 0;
/* Convert decimal number to string */
if (decNumberIsNaN(dn) || (decNumberIsInfinite(dn)))
{
/* For NaN or Inf set cc=3 and use coefficient only */
cc = 3;
dc->exponent = 0;
dc->bits &= ~(DECNEG);
decNumberToString(dc, zwork);
} else {
/* For finite numbers set cc=0, 1, or 2 and convert digits */
cc = (decNumberIsZero(dn)) ? 0 :
(decNumberIsNegative(dn)) ? 1 : 2;
dn->exponent = 0;
dn->bits &= ~(DECNEG);
decNumberToString(dn, zwork);
}
/* Calculate the number of padding bytes needed, and set
condition code 3 if significant digits will be lost */
zwlen = (int)(strlen(zwork));
if (zwlen <= len + 1)
{
zwind = 0;
pad = len + 1 - zwlen;
} else {
zwind = zwlen - len - 1;
pad = 0;
cc = 3;
}
/* Copy digits to zoned decimal result area */
for (i = 0; i <= len; i++)
{
/* Pad with zero or copy digit from work string */
zoned[i] = (pad > 0) ? 0x00 : zwork[zwind++] - '0';
if (pad > 0) pad--;
/* Set ASCII or EBCDIC zone according to mask bit 1 */
zoned[i] |= (mask & 0x4) ? 0x30 : 0xF0;
}
/* Replace final zone by EBCDIC sign if mask bit 0 is one */
if (mask & 0x8)
{
/* -ve sign is D, +ve sign is F or C depending on mask bit 2 */
zoned[i-1] &= 0x0F;
zoned[i-1] |= (sign) ? 0xD0 : (mask & 0x2) ? 0xF0 : 0xC0;
}
/* Return the condition code */
return cc;
} /* end function dfp_number_to_zoned */
#define _DFP_ZONED_ARCH_INDEPENDENT_
#endif /*!defined(_DFP_ZONED_ARCH_INDEPENDENT_)*/
#endif /*defined(FEATURE_DFP_ZONED_CONVERSION_FACILITY)*/ /*912*/
/*-------------------------------------------------------------------*/
/* Set rounding mode in decimal context structure */
/* */
/* Input: */
/* pset Pointer to decimal number context structure */
/* mask 4-bit mask value */
/* regs CPU register context */
/* Output: */
/* If mask bit X'08' is one then the rounding mode in the */
/* context structure is set according to the value (0 to 7) */
/* indicated by the low-order three bits of the mask. */
/* If mask bit X'08' is zero then the rounding mode in the */
/* context structure is set according to the value (0 to 7) */
/* of the DRM field in the FPC register. */
/*-------------------------------------------------------------------*/
static inline void
ARCH_DEP(dfp_rounding_mode) (decContext *pset, int mask, REGS *regs)
{
BYTE drm; /* Decimal rounding mode */
/* Load DRM from mask or from FPC register */
if (mask & 0x08)
drm = mask & 0x07;
else
drm = (regs->fpc & FPC_DRM) >> FPC_DRM_SHIFT;
/* Set rounding mode according to DRM value */
switch (drm) {
case DRM_RNE: pset->round = DEC_ROUND_HALF_EVEN; break;
case DRM_RTZ: pset->round = DEC_ROUND_DOWN; break;
case DRM_RTPI: pset->round = DEC_ROUND_CEILING; break;
case DRM_RTMI: pset->round = DEC_ROUND_FLOOR; break;
case DRM_RNAZ: pset->round = DEC_ROUND_HALF_UP; break;
case DRM_RNTZ: pset->round = DEC_ROUND_HALF_DOWN; break;
case DRM_RAFZ: pset->round = DEC_ROUND_UP; break;
case DRM_RFSP:
/* Rounding mode DRM_RFSP is not supported by
the decNumber library, so we arbitrarily
convert it to another mode instead... */
pset->round = DEC_ROUND_DOWN; break;
} /* end switch(drm) */
} /* end function dfp_rounding_mode */
/*-------------------------------------------------------------------*/
/* Copy a DFP short register into a decimal32 structure */
/* */
/* Input: */
/* rn FP register number */
/* xp Pointer to decimal32 structure */
/* regs CPU register context */
/*-------------------------------------------------------------------*/
static inline void
ARCH_DEP(dfp_reg_to_decimal32) (int rn, decimal32 *xp, REGS *regs)
{
int i; /* FP register subscript */
FW *fwp; /* Fullword pointer */
i = FPR2I(rn); /* Register index */
fwp = (FW*)xp; /* Convert to FW pointer */
fwp->F = regs->fpr[i]; /* Copy FPR bits 0-31 */
} /* end function dfp_reg_to_decimal32 */
/*-------------------------------------------------------------------*/
/* Load a DFP short register from a decimal32 structure */
/* */
/* Input: */
/* rn FP register number (left register of pair) */
/* xp Pointer to decimal32 structure */
/* regs CPU register context */
/*-------------------------------------------------------------------*/
static inline void
ARCH_DEP(dfp_reg_from_decimal32) (int rn, decimal32 *xp, REGS *regs)
{
int i; /* FP register subscript */
FW *fwp; /* Fullword pointer */
i = FPR2I(rn); /* Register index */
fwp = (FW*)xp; /* Convert to FW pointer */
regs->fpr[i] = fwp->F; /* Load FPR bits 0-31 */
} /* end function dfp_reg_from_decimal32 */
/*-------------------------------------------------------------------*/
/* Copy a DFP long register into a decimal64 structure */
/* */
/* Input: */
/* rn FP register number */
/* xp Pointer to decimal64 structure */
/* regs CPU register context */
/*-------------------------------------------------------------------*/
static inline void
ARCH_DEP(dfp_reg_to_decimal64) (int rn, decimal64 *xp, REGS *regs)
{
int i; /* FP register subscript */
DW *dwp; /* Doubleword pointer */
i = FPR2I(rn); /* Register index */
dwp = (DW*)xp; /* Convert to DW pointer */
dwp->F.H.F = regs->fpr[i]; /* Copy FPR bits 0-31 */
dwp->F.L.F = regs->fpr[i+1]; /* Copy FPR bits 32-63 */
} /* end function dfp_reg_to_decimal64 */
/*-------------------------------------------------------------------*/
/* Load a DFP long register from a decimal64 structure */
/* */
/* Input: */
/* rn FP register number (left register of pair) */
/* xp Pointer to decimal64 structure */
/* regs CPU register context */
/*-------------------------------------------------------------------*/
static inline void
ARCH_DEP(dfp_reg_from_decimal64) (int rn, decimal64 *xp, REGS *regs)
{
int i; /* FP register subscript */
DW *dwp; /* Doubleword pointer */
i = FPR2I(rn); /* Register index */
dwp = (DW*)xp; /* Convert to DW pointer */
regs->fpr[i] = dwp->F.H.F; /* Load FPR bits 0-31 */
regs->fpr[i+1] = dwp->F.L.F; /* Load FPR bits 32-63 */
} /* end function dfp_reg_from_decimal64 */
/*-------------------------------------------------------------------*/
/* Copy a DFP extended register into a decimal128 structure */
/* */
/* Input: */
/* rn FP register number (left register of pair) */
/* xp Pointer to decimal128 structure */
/* regs CPU register context */
/*-------------------------------------------------------------------*/
static inline void
ARCH_DEP(dfp_reg_to_decimal128) (int rn, decimal128 *xp, REGS *regs)
{
int i, j; /* FP register subscripts */
QW *qwp; /* Quadword pointer */
i = FPR2I(rn); /* Left register index */
j = i + FPREX; /* Right register index */
qwp = (QW*)xp; /* Convert to QW pointer */
qwp->F.HH.F = regs->fpr[i]; /* Copy FPR bits 0-31 */
qwp->F.HL.F = regs->fpr[i+1]; /* Copy FPR bits 32-63 */
qwp->F.LH.F = regs->fpr[j]; /* Copy FPR bits 64-95 */
qwp->F.LL.F = regs->fpr[j+1]; /* Copy FPR bits 96-127 */
} /* end function dfp_reg_to_decimal128 */
/*-------------------------------------------------------------------*/
/* Load a DFP extended register from a decimal128 structure */
/* */
/* Input: */
/* rn FP register number (left register of pair) */
/* xp Pointer to decimal128 structure */
/* regs CPU register context */
/*-------------------------------------------------------------------*/
static inline void
ARCH_DEP(dfp_reg_from_decimal128) (int rn, decimal128 *xp, REGS *regs)
{
int i, j; /* FP register subscripts */
QW *qwp; /* Quadword pointer */
i = FPR2I(rn); /* Left register index */
j = i + FPREX; /* Right register index */
qwp = (QW*)xp; /* Convert to QW pointer */
regs->fpr[i] = qwp->F.HH.F; /* Load FPR bits 0-31 */
regs->fpr[i+1] = qwp->F.HL.F; /* Load FPR bits 32-63 */
regs->fpr[j] = qwp->F.LH.F; /* Load FPR bits 64-95 */
regs->fpr[j+1] = qwp->F.LL.F; /* Load FPR bits 96-127 */
} /* end function dfp_reg_from_decimal128 */
/*-------------------------------------------------------------------*/
/* Check for DFP exception conditions */
/* */
/* This subroutine is called by the DFP instruction processing */
/* routines after the calculation has been performed but before */
/* the result is loaded into the result register (or before any */
/* storage location is updated, as the case may be). */
/* */
/* The purpose of this subroutine is to check whether any DFP */
/* exception conditions are indicated by the decimal context */
/* structure, and to initiate the appropriate action if so. */
/* */
/* Input: */
/* set Decimal number context */
/* regs CPU register context */
/* */
/* Output: */
/* Return value is DXC (data exception code) or zero. */
/* */
/* When no exception conditions are indicated, the return value */
/* is zero indicating that the instruction may proceed normally. */
/* */
/* When an exception condition exists and the corresponding mask */
/* bit in the FPC register is zero, then the corresponding flag */
/* bit is set in the FPC register. The return value is zero to */
/* indicate that the instruction may proceed normally. */
/* */
/* When an exception condition exists and the corresponding mask */
/* bit in the FPC register is one, then the DXC is set according */
/* to the type of exception, and one of two actions is taken: */
/* - if the exception is of a type which causes the instruction */
/* to be suppressed, then this subroutine raises a program */
/* exception and does not return to the calling instruction */
/* - if the exception is of a type which causes the instruction */
/* to be completed, then this subroutine returns with the */
/* DXC code as its return value. The calling instruction will */
/* then raise a program exception after storing its results. */
/*-------------------------------------------------------------------*/
static BYTE
ARCH_DEP(dfp_status_check) (decContext *pset, REGS *regs)
{
BYTE dxc = 0; /* Data exception code */
int suppress = 0; /* 1=suppress, 0=complete */
if (pset->status & DEC_IEEE_854_Invalid_operation)
{
/* An IEEE-invalid-operation condition was recognized */
if ((regs->fpc & FPC_MASK_IMI) == 0)
{
regs->fpc |= FPC_FLAG_SFI;
}
else
{
dxc = DXC_IEEE_INVALID_OP;
suppress = 1;
}
}
else if (pset->status & DEC_IEEE_854_Division_by_zero)
{
/* An IEEE-division-by-zero condition was recognized */
if ((regs->fpc & FPC_MASK_IMZ) == 0)
{
/* Division-by-zero mask is zero */
regs->fpc |= FPC_FLAG_SFZ;
}
else
{
/* Division-by-zero mask is one */
dxc = DXC_IEEE_DIV_ZERO;
suppress = 1;
}
}
else if (pset->status & DEC_IEEE_854_Overflow)
{
/* An IEEE-overflow condition was recognized */
if ((regs->fpc & FPC_MASK_IMO) == 0)
{
/* Overflow mask is zero */
regs->fpc |= FPC_FLAG_SFO;
}
else
{
/* Overflow mask is one */
dxc = (pset->status & DEC_IEEE_854_Inexact) ?
((pset->status & DEC_Rounded) ?
DXC_IEEE_OF_INEX_INCR :
DXC_IEEE_OF_INEX_TRUNC ) :
DXC_IEEE_OF_EXACT ;
}
}
else if (pset->status & DEC_IEEE_854_Underflow)
{
/* An IEEE-underflow condition was recognized */
if ((regs->fpc & FPC_MASK_IMU) == 0)
{
/* Underflow mask is zero */
if (pset->status & DEC_IEEE_854_Inexact)
{
if ((regs->fpc & FPC_MASK_IMX) == 0)
{
/* Inexact result with inexact mask zero */
regs->fpc |= (FPC_FLAG_SFU | FPC_FLAG_SFX);
}
else
{
/* Inexact result with inexact mask one */
regs->fpc |= FPC_FLAG_SFU;
dxc = (pset->status & DEC_Rounded) ?
DXC_IEEE_INEXACT_INCR :
DXC_IEEE_INEXACT_TRUNC ;
}
}
}
else
{
/* Underflow mask is one */
if (pset->status & DEC_IEEE_854_Inexact)
{
/* Underflow with inexact result */
dxc = (pset->status & DEC_Rounded) ?
DXC_IEEE_UF_INEX_INCR :
DXC_IEEE_UF_INEX_TRUNC ;
}
else
{
/* Underflow with exact result */
dxc = DXC_IEEE_UF_EXACT;
}
}
}
else if (pset->status & DEC_IEEE_854_Inexact)
{
/* An IEEE-inexact condition was recognized */
if ((regs->fpc & FPC_MASK_IMX) == 0)
{
/* Inexact mask is zero */
regs->fpc |= FPC_FLAG_SFX;
}
else
{
/* Inexact mask is one */
dxc = (pset->status & DEC_Rounded) ?
DXC_IEEE_INEXACT_INCR :
DXC_IEEE_INEXACT_TRUNC ;
}
}
/* If suppression is indicated, raise a data exception */
if (suppress)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
/* Otherwise return to complete the instruction */
return dxc;
} /* end function dfp_status_check */
/*-------------------------------------------------------------------*/
/* B3DA AXTR - Add DFP Extended Register [RRR] */
/*-------------------------------------------------------------------*/
DEF_INST(add_dfp_ext_reg)
{
int r1, r2, r3; /* Values of R fields */
decimal128 x1, x2, x3; /* Extended DFP values */
decNumber d1, d2, d3; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRR(inst, regs, r1, r2, r3);
DFPINST_CHECK(regs);
DFPREGPAIR3_CHECK(r1, r2, r3, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
ARCH_DEP(dfp_rounding_mode)(&set, 0, regs);
/* Add FP register r3 to FP register r2 */
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
ARCH_DEP(dfp_reg_to_decimal128)(r3, &x3, regs);
decimal128ToNumber(&x2, &d2);
decimal128ToNumber(&x3, &d3);
decNumberAdd(&d1, &d2, &d3, &set);
decimal128FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
/* Set condition code */
regs->psw.cc = decNumberIsNaN(&d1) ? 3 :
decNumberIsZero(&d1) ? 0 :
decNumberIsNegative(&d1) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(add_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3D2 ADTR - Add DFP Long Register [RRR] */
/*-------------------------------------------------------------------*/
DEF_INST(add_dfp_long_reg)
{
int r1, r2, r3; /* Values of R fields */
decimal64 x1, x2, x3; /* Long DFP values */
decNumber d1, d2, d3; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRR(inst, regs, r1, r2, r3);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
ARCH_DEP(dfp_rounding_mode)(&set, 0, regs);
/* Add FP register r3 to FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
ARCH_DEP(dfp_reg_to_decimal64)(r3, &x3, regs);
decimal64ToNumber(&x2, &d2);
decimal64ToNumber(&x3, &d3);
decNumberAdd(&d1, &d2, &d3, &set);
decimal64FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
/* Set condition code */
regs->psw.cc = decNumberIsNaN(&d1) ? 3 :
decNumberIsZero(&d1) ? 0 :
decNumberIsNegative(&d1) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(add_dfp_long_reg) */
/*-------------------------------------------------------------------*/
/* B3EC CXTR - Compare DFP Extended Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(compare_dfp_ext_reg)
{
int r1, r2; /* Values of R fields */
decimal128 x1, x2; /* Extended DFP values */
decNumber d1, d2, dr; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
DFPREGPAIR2_CHECK(r1, r2, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Compare FP register r1 with FP register r2 */
ARCH_DEP(dfp_reg_to_decimal128)(r1, &x1, regs);
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
decimal128ToNumber(&x1, &d1);
decimal128ToNumber(&x2, &d2);
decNumberCompare(&dr, &d1, &d2, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Set condition code */
regs->psw.cc = decNumberIsNaN(&dr) ? 3 :
decNumberIsZero(&dr) ? 0 :
decNumberIsNegative(&dr) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(compare_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3E4 CDTR - Compare DFP Long Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(compare_dfp_long_reg)
{
int r1, r2; /* Values of R fields */
decimal64 x1, x2; /* Long DFP values */
decNumber d1, d2, dr; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Compare FP register r1 with FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r1, &x1, regs);
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
decimal64ToNumber(&x1, &d1);
decimal64ToNumber(&x2, &d2);
decNumberCompare(&dr, &d1, &d2, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Set condition code */
regs->psw.cc = decNumberIsNaN(&dr) ? 3 :
decNumberIsZero(&dr) ? 0 :
decNumberIsNegative(&dr) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(compare_dfp_long_reg) */
/*-------------------------------------------------------------------*/
/* B3E8 KXTR - Compare and Signal DFP Extended Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(compare_and_signal_dfp_ext_reg)
{
int r1, r2; /* Values of R fields */
decimal128 x1, x2; /* Extended DFP values */
decNumber d1, d2, dr; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
DFPREGPAIR2_CHECK(r1, r2, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Compare FP register r1 with FP register r2 */
ARCH_DEP(dfp_reg_to_decimal128)(r1, &x1, regs);
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
decimal128ToNumber(&x1, &d1);
decimal128ToNumber(&x2, &d2);
decNumberCompare(&dr, &d1, &d2, &set);
/* Force signaling condition if result is a NaN */
if (decNumberIsNaN(&dr))
set.status |= DEC_IEEE_854_Invalid_operation;
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Set condition code */
regs->psw.cc = decNumberIsNaN(&dr) ? 3 :
decNumberIsZero(&dr) ? 0 :
decNumberIsNegative(&dr) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(compare_and_signal_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3E0 KDTR - Compare and Signal DFP Long Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(compare_and_signal_dfp_long_reg)
{
int r1, r2; /* Values of R fields */
decimal64 x1, x2; /* Long DFP values */
decNumber d1, d2, dr; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Compare FP register r1 with FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r1, &x1, regs);
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
decimal64ToNumber(&x1, &d1);
decimal64ToNumber(&x2, &d2);
decNumberCompare(&dr, &d1, &d2, &set);
/* Force signaling condition if result is a NaN */
if (decNumberIsNaN(&dr))
set.status |= DEC_IEEE_854_Invalid_operation;
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Set condition code */
regs->psw.cc = decNumberIsNaN(&dr) ? 3 :
decNumberIsZero(&dr) ? 0 :
decNumberIsNegative(&dr) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(compare_and_signal_dfp_long_reg) */
/*-------------------------------------------------------------------*/
/* B3FC CEXTR - Compare Exponent DFP Extended Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(compare_exponent_dfp_ext_reg)
{
int r1, r2; /* Values of R fields */
decimal128 x1, x2; /* Extended DFP values */
decNumber d1, d2; /* Working decimal numbers */
decContext set; /* Working context */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
DFPREGPAIR2_CHECK(r1, r2, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Convert FP register values to numbers */
ARCH_DEP(dfp_reg_to_decimal128)(r1, &x1, regs);
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
decimal128ToNumber(&x1, &d1);
decimal128ToNumber(&x2, &d2);
/* Compare exponents and set condition code */
regs->psw.cc = dfp_compare_exponent(&d1, &d2);
} /* end DEF_INST(compare_exponent_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3F4 CEDTR - Compare Exponent DFP Long Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(compare_exponent_dfp_long_reg)
{
int r1, r2; /* Values of R fields */
decimal64 x1, x2; /* Long DFP values */
decNumber d1, d2; /* Working decimal numbers */
decContext set; /* Working context */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Convert FP register values to numbers */
ARCH_DEP(dfp_reg_to_decimal64)(r1, &x1, regs);
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
decimal64ToNumber(&x1, &d1);
decimal64ToNumber(&x2, &d2);
/* Compare exponents and set condition code */
regs->psw.cc = dfp_compare_exponent(&d1, &d2);
} /* end DEF_INST(compare_exponent_dfp_long_reg) */
#if defined(FEATURE_FLOATING_POINT_EXTENSION_FACILITY) /*810*/
/*-------------------------------------------------------------------*/
/* B959 CXFTR - Convert from fixed 32 to DFP Extended Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_fix32_to_dfp_ext_reg)
{
int r1, r2; /* Values of R fields */
int m3, m4; /* Values of M fields */
S32 n2; /* Value of R2 register */
decimal128 x1; /* Extended DFP value */
decNumber d1; /* Working decimal number */
decContext set; /* Working context */
RRF_MM(inst, regs, r1, r2, m3, m4);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r1, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load 32-bit binary integer value from r2 register */
n2 = (S32)(regs->GR_L(r2));
/* Convert binary integer to extended DFP format */
dfp_number_from_fix32(&d1, n2, &set);
decimal128FromNumber(&x1, &d1, &set);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
} /* end DEF_INST(convert_fix32_to_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B951 CDFTR - Convert from fixed 32 to DFP Long Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_fix32_to_dfp_long_reg)
{
int r1, r2; /* Values of R fields */
int m3, m4; /* Values of M fields */
S32 n2; /* Value of R2 register */
decimal64 x1; /* Long DFP value */
decNumber d1; /* Working decimal number */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_MM(inst, regs, r1, r2, m3, m4);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load 32-bit binary integer value from r2 register */
n2 = (S32)(regs->GR_L(r2));
/* Convert binary integer to long DFP format */
dfp_number_from_fix32(&d1, n2, &set);
decimal64FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
} /* end DEF_INST(convert_fix32_to_dfp_long_reg) */
/*-------------------------------------------------------------------*/
/* B95B CXLFTR - Convert from unsigned 32 to DFP Ext Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_u32_to_dfp_ext_reg)
{
int r1, r2; /* Values of R fields */
int m3, m4; /* Values of M fields */
U32 n2; /* Value of R2 register */
decimal128 x1; /* Extended DFP value */
decNumber d1; /* Working decimal number */
decContext set; /* Working context */
RRF_MM(inst, regs, r1, r2, m3, m4);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r1, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load 32-bit unsigned value from r2 register */
n2 = regs->GR_L(r2);
/* Convert unsigned binary integer to extended DFP format */
dfp_number_from_u32(&d1, n2, &set);
decimal128FromNumber(&x1, &d1, &set);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
} /* end DEF_INST(convert_u32_to_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B953 CDLFTR - Convert from unsigned 32 to DFP Long Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_u32_to_dfp_long_reg)
{
int r1, r2; /* Values of R fields */
int m3, m4; /* Values of M fields */
U32 n2; /* Value of R2 register */
decimal64 x1; /* Long DFP value */
decNumber d1; /* Working decimal number */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_MM(inst, regs, r1, r2, m3, m4);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load 32-bit unsigned value from r2 register */
n2 = regs->GR_L(r2);
/* Convert unsigned binary integer to long DFP format */
dfp_number_from_u32(&d1, n2, &set);
decimal64FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
} /* end DEF_INST(convert_u32_to_dfp_long_reg) */
#endif /*defined(FEATURE_FLOATING_POINT_EXTENSION_FACILITY)*/ /*810*/
/*-------------------------------------------------------------------*/
/* B3F9 CXGTR - Convert from fixed 64 to DFP Extended Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_fix64_to_dfp_ext_reg)
{
int r1, r2; /* Values of R fields */
S64 n2; /* Value of R2 register */
decimal128 x1; /* Extended DFP value */
decNumber d1; /* Working decimal number */
decContext set; /* Working context */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r1, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
ARCH_DEP(dfp_rounding_mode)(&set, 0, regs);
/* Load 64-bit binary integer value from r2 register */
n2 = (S64)(regs->GR_G(r2));
/* Convert binary integer to extended DFP format */
dfp_number_from_fix64(&d1, n2, &set);
decimal128FromNumber(&x1, &d1, &set);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
} /* end DEF_INST(convert_fix64_to_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3F1 CDGTR - Convert from fixed 64 to DFP Long Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_fix64_to_dfp_long_reg)
{
int r1, r2; /* Values of R fields */
S64 n2; /* Value of R2 register */
decimal64 x1; /* Long DFP value */
decNumber d1; /* Working decimal number */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
ARCH_DEP(dfp_rounding_mode)(&set, 0, regs);
/* Load 64-bit binary integer value from r2 register */
n2 = (S64)(regs->GR_G(r2));
/* Convert binary integer to long DFP format */
dfp_number_from_fix64(&d1, n2, &set);
decimal64FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(convert_fix64_to_dfp_long_reg) */
#if defined(FEATURE_FLOATING_POINT_EXTENSION_FACILITY) /*810*/
/*-------------------------------------------------------------------*/
/* B95A CXLGTR - Convert from unsigned 64 to DFP Ext Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_u64_to_dfp_ext_reg)
{
int r1, r2; /* Values of R fields */
int m3, m4; /* Values of M fields */
U64 n2; /* Value of R2 register */
decimal128 x1; /* Extended DFP value */
decNumber d1; /* Working decimal number */
decContext set; /* Working context */
RRF_MM(inst, regs, r1, r2, m3, m4);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r1, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load 64-bit unsigned value from r2 register */
n2 = regs->GR_G(r2);
/* Convert unsigned binary integer to extended DFP format */
dfp_number_from_u64(&d1, n2, &set);
decimal128FromNumber(&x1, &d1, &set);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
} /* end DEF_INST(convert_u64_to_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B952 CDLGTR - Convert from unsigned 64 to DFP Long Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_u64_to_dfp_long_reg)
{
int r1, r2; /* Values of R fields */
int m3, m4; /* Values of M fields */
U64 n2; /* Value of R2 register */
decimal64 x1; /* Long DFP value */
decNumber d1; /* Working decimal number */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_MM(inst, regs, r1, r2, m3, m4);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load 64-bit unsigned value from r2 register */
n2 = regs->GR_G(r2);
/* Convert unsigned binary integer to long DFP format */
dfp_number_from_u64(&d1, n2, &set);
decimal64FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
} /* end DEF_INST(convert_u64_to_dfp_long_reg) */
#endif /*defined(FEATURE_FLOATING_POINT_EXTENSION_FACILITY)*/ /*810*/
/*-------------------------------------------------------------------*/
/* B3FB CXSTR - Convert from signed BCD (128-bit to DFP ext) [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_sbcd128_to_dfp_ext_reg)
{
int r1, r2; /* Values of R fields */
decimal128 x1; /* Extended DFP values */
decNumber dwork, *dp; /* Working decimal numbers */
decContext set; /* Working context */
BYTE pwork[16]; /* 31-digit packed work area */
int32_t scale = 0; /* Scaling factor */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r1, regs);
ODD_CHECK(r2, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Store general register pair in work area */
STORE_DW(pwork, regs->GR_G(r2));
STORE_DW(pwork+8, regs->GR_G(r2+1));
/* Convert signed BCD to internal number format */
dp = decPackedToNumber(pwork, sizeof(pwork), &scale, &dwork);
/* Data exception if digits or sign was invalid */
if (dp == NULL)
{
regs->dxc = DXC_DECIMAL;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
/* Convert internal number to DFP extended format */
decimal128FromNumber(&x1, &dwork, &set);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
} /* end DEF_INST(convert_sbcd128_to_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3F3 CDSTR - Convert from signed BCD (64-bit to DFP long) [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_sbcd64_to_dfp_long_reg)
{
int r1, r2; /* Values of R fields */
decimal64 x1; /* Long DFP values */
decNumber dwork, *dp; /* Working decimal numbers */
decContext set; /* Working context */
BYTE pwork[8]; /* 15-digit packed work area */
int32_t scale = 0; /* Scaling factor */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Store general register in work area */
STORE_DW(pwork, regs->GR_G(r2));
/* Convert signed BCD to internal number format */
dp = decPackedToNumber(pwork, sizeof(pwork), &scale, &dwork);
/* Data exception if digits or sign was invalid */
if (dp == NULL)
{
regs->dxc = DXC_DECIMAL;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
/* Convert internal number to DFP long format */
decimal64FromNumber(&x1, &dwork, &set);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
} /* end DEF_INST(convert_sbcd64_to_dfp_long_reg) */
/*-------------------------------------------------------------------*/
/* B3FA CXUTR - Convert from unsigned BCD (128-bit to DFP ext) [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_ubcd128_to_dfp_ext_reg)
{
unsigned i; /* Array subscript */
int r1, r2; /* Values of R fields */
decimal128 x1; /* Extended DFP values */
decNumber dwork, *dp; /* Working decimal numbers */
decContext set; /* Working context */
BYTE pwork[17]; /* 33-digit packed work area */
int32_t scale = 0; /* Scaling factor */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r1, regs);
ODD_CHECK(r2, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Store general register pair in work area */
pwork[0] = 0;
STORE_DW(pwork+1, regs->GR_G(r2));
STORE_DW(pwork+9, regs->GR_G(r2+1));
/* Convert unsigned BCD to signed BCD */
for (i = 0; i < sizeof(pwork)-1; i++)
pwork[i] = ((pwork[i] & 0x0F) << 4) | (pwork[i+1] >> 4);
pwork[i] = ((pwork[i] & 0x0F) << 4) | 0x0F;
/* Convert signed BCD to internal number format */
dp = decPackedToNumber(pwork, sizeof(pwork), &scale, &dwork);
/* Data exception if digits invalid */
if (dp == NULL)
{
regs->dxc = DXC_DECIMAL;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
/* Convert internal number to DFP extended format */
decimal128FromNumber(&x1, &dwork, &set);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
} /* end DEF_INST(convert_ubcd128_to_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3F2 CDUTR - Convert from unsigned BCD (64-bit to DFP long) [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_ubcd64_to_dfp_long_reg)
{
unsigned i; /* Array subscript */
int r1, r2; /* Values of R fields */
decimal64 x1; /* Long DFP values */
decNumber dwork, *dp; /* Working decimal numbers */
decContext set; /* Working context */
BYTE pwork[9]; /* 17-digit packed work area */
int32_t scale = 0; /* Scaling factor */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Store general register in work area */
pwork[0] = 0;
STORE_DW(pwork+1, regs->GR_G(r2));
/* Convert unsigned BCD to signed BCD */
for (i = 0; i < sizeof(pwork)-1; i++)
pwork[i] = ((pwork[i] & 0x0F) << 4) | (pwork[i+1] >> 4);
pwork[i] = ((pwork[i] & 0x0F) << 4) | 0x0F;
/* Convert signed BCD to internal number format */
dp = decPackedToNumber(pwork, sizeof(pwork), &scale, &dwork);
/* Data exception if digits or sign was invalid */
if (dp == NULL)
{
regs->dxc = DXC_DECIMAL;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
/* Convert internal number to DFP long format */
decimal64FromNumber(&x1, &dwork, &set);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
} /* end DEF_INST(convert_ubcd64_to_dfp_long_reg) */
#if defined(FEATURE_DFP_ZONED_CONVERSION_FACILITY) /*912*/
/*-------------------------------------------------------------------*/
/* EDAB CXZT - Convert from zoned to DFP Extended [RSL] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_zoned_to_dfp_ext) /*912*/
{
int rc; /* Return code */
int r1, m3; /* Values of R and M fields */
int l2; /* Operand length minus 1 */
int b2; /* Base of effective addr */
VADR effective_addr2; /* Effective address */
decimal128 x1; /* Extended DFP value */
decNumber d; /* Working decimal number */
decContext set; /* Working context */
char zoned[CXZT_MAXLEN]; /* Zoned decimal operand */
RSL_RM(inst, regs, r1, l2, b2, effective_addr2, m3);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r1, regs);
/* Program check if operand length exceeds maximum */
if (l2 > CXZT_MAXLEN-1)
{
ARCH_DEP(program_interrupt) (regs, PGM_SPECIFICATION_EXCEPTION);
}
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Fetch the zoned decimal operand into the work area */
ARCH_DEP(vfetchc) (zoned, l2, effective_addr2, b2, regs);
/* Convert zoned decimal to decimal number structure */
rc = dfp_number_from_zoned(&d, zoned, l2, m3, &set);
/* Program check if data exception is indicated */
if (rc != 0)
{
regs->dxc = DXC_DECIMAL;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
/* Convert decimal number to extended DFP format */
decimal128FromNumber(&x1, &d, &set);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
} /* end DEF_INST(convert_zoned_to_dfp_ext) */
/*-------------------------------------------------------------------*/
/* EDAA CDZT - Convert from zoned to DFP Long [RSL] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_zoned_to_dfp_long) /*912*/
{
int rc; /* Return code */
int r1, m3; /* Values of R and M fields */
int l2; /* Operand length minus 1 */
int b2; /* Base of effective addr */
VADR effective_addr2; /* Effective address */
decimal64 x1; /* Long DFP value */
decNumber d; /* Working decimal number */
decContext set; /* Working context */
char zoned[CDZT_MAXLEN]; /* Zoned decimal operand */
RSL_RM(inst, regs, r1, l2, b2, effective_addr2, m3);
DFPINST_CHECK(regs);
/* Program check if operand length exceeds maximum */
if (l2 > CDZT_MAXLEN-1)
{
ARCH_DEP(program_interrupt) (regs, PGM_SPECIFICATION_EXCEPTION);
}
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Fetch the zoned decimal operand into the work area */
ARCH_DEP(vfetchc) (zoned, l2, effective_addr2, b2, regs);
/* Convert zoned decimal to decimal number structure */
rc = dfp_number_from_zoned(&d, zoned, l2, m3, &set);
/* Program check if data exception is indicated */
if (rc != 0)
{
regs->dxc = DXC_DECIMAL;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
/* Convert decimal number to long DFP format */
decimal64FromNumber(&x1, &d, &set);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
} /* end DEF_INST(convert_zoned_to_dfp_long) */
#endif /*defined(FEATURE_DFP_ZONED_CONVERSION_FACILITY)*/ /*912*/
#if defined(FEATURE_FLOATING_POINT_EXTENSION_FACILITY) /*810*/
/*-------------------------------------------------------------------*/
/* B949 CFXTR - Convert from DFP Extended Register to fixed 32 [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_dfp_ext_to_fix32_reg)
{
int r1, r2; /* Values of R fields */
int m3, m4; /* Values of M fields */
S32 n1; /* Result value */
decimal128 x2; /* Extended DFP value */
decNumber d2; /* Working decimal number */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_MM(inst, regs, r1, r2, m3, m4);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r2, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load extended DFP value from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
decimal128ToNumber(&x2, &d2);
/* Convert decimal number to 32-bit binary integer */
n1 = dfp_number_to_fix32(&d2, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into general register r1 */
regs->GR_L(r1) = n1;
/* Set condition code */
regs->psw.cc = (set.status & DEC_IEEE_854_Invalid_operation) ? 3 :
decNumberIsZero(&d2) ? 0 :
decNumberIsNegative(&d2) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(convert_dfp_ext_to_fix32_reg) */
/*-------------------------------------------------------------------*/
/* B941 CFDTR - Convert from DFP Long Register to fixed 32 [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_dfp_long_to_fix32_reg)
{
int r1, r2; /* Values of R fields */
int m3, m4; /* Values of M fields */
S32 n1; /* Result value */
decimal64 x2; /* Long DFP value */
decNumber d2; /* Working decimal number */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_MM(inst, regs, r1, r2, m3, m4);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load long DFP value from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
decimal64ToNumber(&x2, &d2);
/* Convert decimal number to 32-bit binary integer */
n1 = dfp_number_to_fix32(&d2, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into general register r1 */
regs->GR_L(r1) = n1;
/* Set condition code */
regs->psw.cc = (set.status & DEC_IEEE_854_Invalid_operation) ? 3 :
decNumberIsZero(&d2) ? 0 :
decNumberIsNegative(&d2) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(convert_dfp_long_to_fix32_reg) */
/*-------------------------------------------------------------------*/
/* B94B CLFXTR - Convert from DFP Ext Register to unsigned 32 [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_dfp_ext_to_u32_reg)
{
int r1, r2; /* Values of R fields */
int m3, m4; /* Values of M fields */
U32 n1; /* Result value */
decimal128 x2; /* Extended DFP value */
decNumber d2; /* Working decimal number */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_MM(inst, regs, r1, r2, m3, m4);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r2, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load extended DFP value from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
decimal128ToNumber(&x2, &d2);
/* Convert decimal number to 32-bit unsigned integer */
n1 = dfp_number_to_u32(&d2, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into general register r1 */
regs->GR_L(r1) = n1;
/* Set condition code */
regs->psw.cc = (set.status & DEC_IEEE_854_Invalid_operation) ? 3 :
decNumberIsZero(&d2) ? 0 :
decNumberIsNegative(&d2) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(convert_dfp_ext_to_u32_reg) */
/*-------------------------------------------------------------------*/
/* B943 CLFDTR - Convert from DFP Long Register to unsigned 32 [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_dfp_long_to_u32_reg)
{
int r1, r2; /* Values of R fields */
int m3, m4; /* Values of M fields */
U32 n1; /* Result value */
decimal64 x2; /* Long DFP value */
decNumber d2; /* Working decimal number */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_MM(inst, regs, r1, r2, m3, m4);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load long DFP value from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
decimal64ToNumber(&x2, &d2);
/* Convert decimal number to 32-bit unsigned integer */
n1 = dfp_number_to_u32(&d2, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into general register r1 */
regs->GR_L(r1) = n1;
/* Set condition code */
regs->psw.cc = (set.status & DEC_IEEE_854_Invalid_operation) ? 3 :
decNumberIsZero(&d2) ? 0 :
decNumberIsNegative(&d2) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(convert_dfp_long_to_u32_reg) */
#endif /*defined(FEATURE_FLOATING_POINT_EXTENSION_FACILITY)*/ /*810*/
/*-------------------------------------------------------------------*/
/* B3E9 CGXTR - Convert from DFP Extended Register to fixed 64 [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_dfp_ext_to_fix64_reg)
{
int r1, r2; /* Values of R fields */
int m3; /* Values of M fields */
S64 n1; /* Result value */
decimal128 x2; /* Extended DFP value */
decNumber d2; /* Working decimal number */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_M(inst, regs, r1, r2, m3);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r2, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load extended DFP value from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
decimal128ToNumber(&x2, &d2);
/* Convert decimal number to 64-bit binary integer */
n1 = dfp_number_to_fix64(&d2, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into general register r1 */
regs->GR_G(r1) = n1;
/* Set condition code */
regs->psw.cc = (set.status & DEC_IEEE_854_Invalid_operation) ? 3 :
decNumberIsZero(&d2) ? 0 :
decNumberIsNegative(&d2) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(convert_dfp_ext_to_fix64_reg) */
/*-------------------------------------------------------------------*/
/* B3E1 CGDTR - Convert from DFP Long Register to fixed 64 [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_dfp_long_to_fix64_reg)
{
int r1, r2; /* Values of R fields */
int m3; /* Values of M fields */
S64 n1; /* Result value */
decimal64 x2; /* Long DFP value */
decNumber d2; /* Working decimal number */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_M(inst, regs, r1, r2, m3);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load long DFP value from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
decimal64ToNumber(&x2, &d2);
/* Convert decimal number to 64-bit binary integer */
n1 = dfp_number_to_fix64(&d2, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into general register r1 */
regs->GR_G(r1) = n1;
/* Set condition code */
regs->psw.cc = (set.status & DEC_IEEE_854_Invalid_operation) ? 3 :
decNumberIsZero(&d2) ? 0 :
decNumberIsNegative(&d2) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(convert_dfp_long_to_fix64_reg) */
#if defined(FEATURE_FLOATING_POINT_EXTENSION_FACILITY) /*810*/
/*-------------------------------------------------------------------*/
/* B94A CLGXTR - Convert from DFP Ext Register to unsigned 64 [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_dfp_ext_to_u64_reg)
{
int r1, r2; /* Values of R fields */
int m3, m4; /* Values of M fields */
U64 n1; /* Result value */
decimal128 x2; /* Extended DFP value */
decNumber d2; /* Working decimal number */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_MM(inst, regs, r1, r2, m3, m4);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r2, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load extended DFP value from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
decimal128ToNumber(&x2, &d2);
/* Convert decimal number to 64-bit unsigned integer */
n1 = dfp_number_to_u64(&d2, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into general register r1 */
regs->GR_G(r1) = n1;
/* Set condition code */
regs->psw.cc = (set.status & DEC_IEEE_854_Invalid_operation) ? 3 :
decNumberIsZero(&d2) ? 0 :
decNumberIsNegative(&d2) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(convert_dfp_ext_to_u64_reg) */
/*-------------------------------------------------------------------*/
/* B942 CLGDTR - Convert from DFP Long Register to unsigned 64 [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_dfp_long_to_u64_reg)
{
int r1, r2; /* Values of R fields */
int m3, m4; /* Values of M fields */
U64 n1; /* Result value */
decimal64 x2; /* Long DFP value */
decNumber d2; /* Working decimal number */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_MM(inst, regs, r1, r2, m3, m4);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load long DFP value from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
decimal64ToNumber(&x2, &d2);
/* Convert decimal number to 64-bit unsigned integer */
n1 = dfp_number_to_u64(&d2, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into general register r1 */
regs->GR_G(r1) = n1;
/* Set condition code */
regs->psw.cc = (set.status & DEC_IEEE_854_Invalid_operation) ? 3 :
decNumberIsZero(&d2) ? 0 :
decNumberIsNegative(&d2) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(convert_dfp_long_to_u64_reg) */
#endif /*defined(FEATURE_FLOATING_POINT_EXTENSION_FACILITY)*/ /*810*/
/*-------------------------------------------------------------------*/
/* B3EB CSXTR - Convert to signed BCD (DFP ext to 128-bit) [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_dfp_ext_to_sbcd128_reg)
{
int r1, r2; /* Values of R fields */
int m4; /* Values of M fields */
decimal128 x2; /* Extended DFP values */
decNumber dwork; /* Working decimal number */
decContext set; /* Working context */
int32_t scale; /* Scaling factor */
BYTE pwork[17]; /* 33-digit packed work area */
RRF_M4(inst, regs, r1, r2, m4);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r2, regs);
ODD_CHECK(r1, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Load DFP extended number from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
decimal128ToNumber(&x2, &dwork);
/* If NaN or Inf then use coefficient only */
if (decNumberIsNaN(&dwork) || (decNumberIsInfinite(&dwork)))
{
dfp128_clear_cf_and_bxcf(&x2);
decimal128ToNumber(&x2, &dwork);
}
/* Convert number to signed BCD in work area */
decPackedFromNumber(pwork, sizeof(pwork), &scale, &dwork);
/* Make the plus-sign X'F' if m4 bit 3 is one */
if ((m4 & 0x01) && !decNumberIsNegative(&dwork))
pwork[sizeof(pwork)-1] |= 0x0F;
/* Load general register pair r1 and r1+1 from
rightmost 31 packed decimal digits of work area */
FETCH_DW(regs->GR_G(r1), pwork+sizeof(pwork)-16);
FETCH_DW(regs->GR_G(r1+1), pwork+sizeof(pwork)-8);
} /* end DEF_INST(convert_dfp_ext_to_sbcd128_reg) */
/*-------------------------------------------------------------------*/
/* B3E3 CSDTR - Convert to signed BCD (DFP long to 64-bit) [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_dfp_long_to_sbcd64_reg)
{
int r1, r2; /* Values of R fields */
int m4; /* Values of M fields */
decimal64 x2; /* Long DFP values */
decNumber dwork; /* Working decimal number */
decContext set; /* Working context */
int32_t scale; /* Scaling factor */
BYTE pwork[9]; /* 17-digit packed work area */
RRF_M4(inst, regs, r1, r2, m4);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Load DFP long number from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
decimal64ToNumber(&x2, &dwork);
/* If NaN or Inf then use coefficient only */
if (decNumberIsNaN(&dwork) || (decNumberIsInfinite(&dwork)))
{
dfp64_clear_cf_and_bxcf(&x2);
decimal64ToNumber(&x2, &dwork);
}
/* Convert number to signed BCD in work area */
decPackedFromNumber(pwork, sizeof(pwork), &scale, &dwork);
/* Make the plus-sign X'F' if m4 bit 3 is one */
if ((m4 & 0x01) && !decNumberIsNegative(&dwork))
pwork[sizeof(pwork)-1] |= 0x0F;
/* Load general register r1 from rightmost
15 packed decimal digits of work area */
FETCH_DW(regs->GR_G(r1), pwork+sizeof(pwork)-8);
} /* end DEF_INST(convert_dfp_long_to_sbcd64_reg) */
/*-------------------------------------------------------------------*/
/* B3EA CUXTR - Convert to unsigned BCD (DFP ext to 128-bit) [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_dfp_ext_to_ubcd128_reg)
{
int i; /* Array subscript */
int r1, r2; /* Values of R fields */
decimal128 x2; /* Extended DFP values */
decNumber dwork; /* Working decimal number */
decContext set; /* Working context */
int32_t scale; /* Scaling factor */
BYTE pwork[17]; /* 33-digit packed work area */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r2, regs);
ODD_CHECK(r1, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Load DFP extended number from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
decimal128ToNumber(&x2, &dwork);
/* If NaN or Inf then use coefficient only */
if (decNumberIsNaN(&dwork) || (decNumberIsInfinite(&dwork)))
{
dfp128_clear_cf_and_bxcf(&x2);
decimal128ToNumber(&x2, &dwork);
}
/* Convert number to signed BCD in work area */
decPackedFromNumber(pwork, sizeof(pwork), &scale, &dwork);
/* Convert signed BCD to unsigned BCD */
for (i = sizeof(pwork)-1; i > 0; i--)
pwork[i] = (pwork[i] >> 4) | ((pwork[i-1] & 0x0F) << 4);
/* Load general register pair r1 and r1+1 from
rightmost 32 packed decimal digits of work area */
FETCH_DW(regs->GR_G(r1), pwork+sizeof(pwork)-16);
FETCH_DW(regs->GR_G(r1+1), pwork+sizeof(pwork)-8);
} /* end DEF_INST(convert_dfp_ext_to_ubcd128_reg) */
/*-------------------------------------------------------------------*/
/* B3E2 CUDTR - Convert to unsigned BCD (DFP long to 64-bit) [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_dfp_long_to_ubcd64_reg)
{
int i; /* Array subscript */
int r1, r2; /* Values of R fields */
decimal64 x2; /* Long DFP values */
decNumber dwork; /* Working decimal number */
decContext set; /* Working context */
int32_t scale; /* Scaling factor */
BYTE pwork[9]; /* 17-digit packed work area */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Load DFP long number from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
decimal64ToNumber(&x2, &dwork);
/* If NaN or Inf then use coefficient only */
if (decNumberIsNaN(&dwork) || (decNumberIsInfinite(&dwork)))
{
dfp64_clear_cf_and_bxcf(&x2);
decimal64ToNumber(&x2, &dwork);
}
/* Convert number to signed BCD in work area */
decPackedFromNumber(pwork, sizeof(pwork), &scale, &dwork);
/* Convert signed BCD to unsigned BCD */
for (i = sizeof(pwork)-1; i > 0; i--)
pwork[i] = (pwork[i] >> 4) | ((pwork[i-1] & 0x0F) << 4);
/* Load general register r1 from rightmost
16 packed decimal digits of work area */
FETCH_DW(regs->GR_G(r1), pwork+sizeof(pwork)-8);
} /* end DEF_INST(convert_dfp_long_to_ubcd64_reg) */
#if defined(FEATURE_DFP_ZONED_CONVERSION_FACILITY) /*912*/
/*-------------------------------------------------------------------*/
/* EDA9 CZXT - Convert to zoned from DFP Extended [RSL] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_dfp_ext_to_zoned) /*912*/
{
int r1, m3; /* Values of R and M fields */
int l2; /* Operand length minus 1 */
int b2; /* Base of effective addr */
VADR effective_addr2; /* Effective address */
decimal128 x1; /* Extended DFP value */
decNumber dwork, dcoeff; /* Working decimal numbers */
decContext set; /* Working context */
int cc; /* Condition code */
char zoned[CZXT_MAXLEN]; /* Zoned decimal result */
RSL_RM(inst, regs, r1, l2, b2, effective_addr2, m3);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r1, regs);
/* Program check if operand length exceeds 34 */
if (l2 > CZXT_MAXLEN-1)
{
ARCH_DEP(program_interrupt) (regs, PGM_SPECIFICATION_EXCEPTION);
}
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Load DFP extended number from FP register r1 */
ARCH_DEP(dfp_reg_to_decimal128)(r1, &x1, regs);
decimal128ToNumber(&x1, &dwork);
/* Extract coefficient only for Inf and NaN */
if (decNumberIsNaN(&dwork) || (decNumberIsInfinite(&dwork)))
{
dfp128_clear_cf_and_bxcf(&x1);
decimal128ToNumber(&x1, &dcoeff);
}
/* Convert number to zoned decimal and set condition code */
cc = dfp_number_to_zoned(&dwork, &dcoeff, zoned, l2, m3, &set);
/* Store the zoned decimal result at the operand location */
ARCH_DEP(vstorec) (zoned, l2, effective_addr2, b2, regs);
/* Set the condition code in the PSW */
regs->psw.cc = cc;
} /* end DEF_INST(convert_dfp_ext_to_zoned) */
/*-------------------------------------------------------------------*/
/* EDA8 CZDT - Convert to zoned from DFP Long [RSL] */
/*-------------------------------------------------------------------*/
DEF_INST(convert_dfp_long_to_zoned) /*912*/
{
int r1, m3; /* Values of R and M fields */
int l2; /* Operand length minus 1 */
int b2; /* Base of effective addr */
VADR effective_addr2; /* Effective address */
decimal64 x1; /* Long DFP value */
decNumber dwork, dcoeff; /* Working decimal numbers */
decContext set; /* Working context */
int cc; /* Condition code */
char zoned[CZDT_MAXLEN]; /* Zoned decimal result */
RSL_RM(inst, regs, r1, l2, b2, effective_addr2, m3);
DFPINST_CHECK(regs);
/* Program check if operand length exceeds 16 */
if (l2 > CZDT_MAXLEN-1)
{
ARCH_DEP(program_interrupt) (regs, PGM_SPECIFICATION_EXCEPTION);
}
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Load DFP long number from FP register r1 */
ARCH_DEP(dfp_reg_to_decimal64)(r1, &x1, regs);
decimal64ToNumber(&x1, &dwork);
/* Extract coefficient only for Inf and NaN */
if (decNumberIsNaN(&dwork) || (decNumberIsInfinite(&dwork)))
{
dfp64_clear_cf_and_bxcf(&x1);
decimal64ToNumber(&x1, &dcoeff);
}
/* Convert number to zoned decimal and set condition code */
cc = dfp_number_to_zoned(&dwork, &dcoeff, zoned, l2, m3, &set);
/* Store the zoned decimal result at the operand location */
ARCH_DEP(vstorec) (zoned, l2, effective_addr2, b2, regs);
/* Set the condition code in the PSW */
regs->psw.cc = cc;
} /* end DEF_INST(convert_dfp_long_to_zoned) */
#endif /*defined(FEATURE_DFP_ZONED_CONVERSION_FACILITY)*/ /*912*/
/*-------------------------------------------------------------------*/
/* B3D9 DXTR - Divide DFP Extended Register [RRR] */
/*-------------------------------------------------------------------*/
DEF_INST(divide_dfp_ext_reg)
{
int r1, r2, r3; /* Values of R fields */
decimal128 x1, x2, x3; /* Extended DFP values */
decNumber d1, d2, d3; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRR(inst, regs, r1, r2, r3);
DFPINST_CHECK(regs);
DFPREGPAIR3_CHECK(r1, r2, r3, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
ARCH_DEP(dfp_rounding_mode)(&set, 0, regs);
/* Divide FP register r2 by FP register r3 */
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
ARCH_DEP(dfp_reg_to_decimal128)(r3, &x3, regs);
decimal128ToNumber(&x2, &d2);
decimal128ToNumber(&x3, &d3);
decNumberDivide(&d1, &d2, &d3, &set);
decimal128FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(divide_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3D1 DDTR - Divide DFP Long Register [RRR] */
/*-------------------------------------------------------------------*/
DEF_INST(divide_dfp_long_reg)
{
int r1, r2, r3; /* Values of R fields */
decimal64 x1, x2, x3; /* Long DFP values */
decNumber d1, d2, d3; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRR(inst, regs, r1, r2, r3);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
ARCH_DEP(dfp_rounding_mode)(&set, 0, regs);
/* Divide FP register r2 by FP register r3 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
ARCH_DEP(dfp_reg_to_decimal64)(r3, &x3, regs);
decimal64ToNumber(&x2, &d2);
decimal64ToNumber(&x3, &d3);
decNumberDivide(&d1, &d2, &d3, &set);
decimal64FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(divide_dfp_long_reg) */
/*-------------------------------------------------------------------*/
/* B3ED EEXTR - Extract Biased Exponent DFP Extended Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(extract_biased_exponent_dfp_ext_to_fix64_reg)
{
int r1, r2; /* Values of R fields */
decimal128 x2; /* Extended DFP value */
decNumber d2; /* Working decimal number */
decContext set; /* Working context */
S64 exponent; /* Biased exponent */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r2, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Load DFP extended number from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
/* Convert to internal decimal number format */
decimal128ToNumber(&x2, &d2);
/* Calculate the biased exponent */
if (decNumberIsInfinite(&d2))
exponent = -1;
else if (decNumberIsQNaN(&d2))
exponent = -2;
else if (decNumberIsSNaN(&d2))
exponent = -3;
else
exponent = d2.exponent + DECIMAL128_Bias;
/* Load result into general register r1 */
regs->GR(r1) = exponent;
} /* end DEF_INST(extract_biased_exponent_dfp_ext_to_fix64_reg) */
/*-------------------------------------------------------------------*/
/* B3E5 EEDTR - Extract Biased Exponent DFP Long Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(extract_biased_exponent_dfp_long_to_fix64_reg)
{
int r1, r2; /* Values of R fields */
decimal64 x2; /* Long DFP value */
decNumber d2; /* Working decimal number */
decContext set; /* Working context */
S64 exponent; /* Biased exponent */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Load DFP long number from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
/* Convert to internal decimal number format */
decimal64ToNumber(&x2, &d2);
/* Calculate the biased exponent */
if (decNumberIsInfinite(&d2))
exponent = -1;
else if (decNumberIsQNaN(&d2))
exponent = -2;
else if (decNumberIsSNaN(&d2))
exponent = -3;
else
exponent = d2.exponent + DECIMAL64_Bias;
/* Load result into general register r1 */
regs->GR(r1) = exponent;
} /* end DEF_INST(extract_biased_exponent_dfp_long_to_fix64_reg) */
/*-------------------------------------------------------------------*/
/* B3EF ESXTR - Extract Significance DFP Extended Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(extract_significance_dfp_ext_reg)
{
int r1, r2; /* Values of R fields */
decimal128 x2; /* Extended DFP value */
decNumber d2; /* Working decimal number */
decContext set; /* Working context */
S64 digits; /* Number of decimal digits */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r2, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Load DFP extended number from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
/* Convert to internal decimal number format */
decimal128ToNumber(&x2, &d2);
/* Calculate number of significant digits */
if (decNumberIsZero(&d2))
digits = 0;
else if (decNumberIsInfinite(&d2))
digits = -1;
else if (decNumberIsQNaN(&d2))
digits = -2;
else if (decNumberIsSNaN(&d2))
digits = -3;
else
digits = d2.digits;
/* Load result into general register r1 */
regs->GR(r1) = digits;
} /* end DEF_INST(extract_significance_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3E7 ESDTR - Extract Significance DFP Long Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(extract_significance_dfp_long_reg)
{
int r1, r2; /* Values of R fields */
decimal64 x2; /* Long DFP value */
decNumber d2; /* Working decimal number */
decContext set; /* Working context */
S64 digits; /* Number of decimal digits */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Load DFP long number from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
/* Convert to internal decimal number format */
decimal64ToNumber(&x2, &d2);
/* Calculate number of significant digits */
if (decNumberIsZero(&d2))
digits = 0;
else if (decNumberIsInfinite(&d2))
digits = -1;
else if (decNumberIsQNaN(&d2))
digits = -2;
else if (decNumberIsSNaN(&d2))
digits = -3;
else
digits = d2.digits;
/* Load result into general register r1 */
regs->GR(r1) = digits;
} /* end DEF_INST(extract_significance_dfp_long_reg) */
/*-------------------------------------------------------------------*/
/* B3FE IEXTR - Insert Biased Exponent DFP Extended Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(insert_biased_exponent_fix64_to_dfp_ext_reg)
{
int r1, r2, r3; /* Values of R fields */
decimal128 x1, x3; /* Extended DFP values */
decNumber d; /* Working decimal number */
decContext set; /* Working context */
S64 bexp; /* Biased exponent */
RRF_M(inst, regs, r1, r2, r3);
DFPINST_CHECK(regs);
DFPREGPAIR2_CHECK(r1, r3, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Load biased exponent from general register r2 */
bexp = (S64)(regs->GR(r2));
/* Load DFP extended number from FP register r3 */
ARCH_DEP(dfp_reg_to_decimal128)(r3, &x3, regs);
/* Insert biased exponent into number */
if (bexp > DECIMAL128_Ehigh || bexp == -2 || bexp <= -4)
{
/* Result is a QNaN with re-encoded coefficient-continuation */
dfp128_clear_cf_and_bxcf(&x3);
decimal128ToNumber(&x3, &d);
decimal128FromNumber(&x1, &d, &set);
dfp128_set_cf_and_bxcf(&x1, DFP_CFS_QNAN);
}
else if (bexp == -3)
{
/* Result is a SNaN with re-encoded coefficient-continuation */
dfp128_clear_cf_and_bxcf(&x3);
decimal128ToNumber(&x3, &d);
decimal128FromNumber(&x1, &d, &set);
dfp128_set_cf_and_bxcf(&x1, DFP_CFS_SNAN);
}
else if (bexp == -1) /* Infinity */
{
/* Result is Infinity with re-encoded coefficient-continuation */
dfp128_clear_cf_and_bxcf(&x3);
decimal128ToNumber(&x3, &d);
decimal128FromNumber(&x1, &d, &set);
dfp128_set_cf_and_bxcf(&x1, DFP_CFS_INF);
}
else
{
decimal128ToNumber(&x3, &d);
/* Clear CF and BXCF if source is Infinity or NaN */
if (decNumberIsInfinite(&d) || decNumberIsNaN(&d))
{
dfp128_clear_cf_and_bxcf(&x3);
decimal128ToNumber(&x3, &d);
}
/* Update exponent and re-encode coefficient-continuation */
d.exponent = bexp - DECIMAL128_Bias;
decimal128FromNumber(&x1, &d, &set);
}
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
} /* end DEF_INST(insert_biased_exponent_fix64_to_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3F6 IEDTR - Insert Biased Exponent DFP Long Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(insert_biased_exponent_fix64_to_dfp_long_reg)
{
int r1, r2, r3; /* Values of R fields */
decimal64 x1, x3; /* Long DFP values */
decNumber d; /* Working decimal number */
decContext set; /* Working context */
S64 bexp; /* Biased exponent */
RRF_M(inst, regs, r1, r2, r3);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Load biased exponent from general register r2 */
bexp = (S64)(regs->GR(r2));
/* Load DFP long number from FP register r3 */
ARCH_DEP(dfp_reg_to_decimal64)(r3, &x3, regs);
/* Insert biased exponent into number */
if (bexp > DECIMAL64_Ehigh || bexp == -2 || bexp <= -4)
{
/* Result is a QNaN with re-encoded coefficient-continuation */
dfp64_clear_cf_and_bxcf(&x3);
decimal64ToNumber(&x3, &d);
decimal64FromNumber(&x1, &d, &set);
dfp64_set_cf_and_bxcf(&x1, DFP_CFS_QNAN);
}
else if (bexp == -3)
{
/* Result is a SNaN with re-encoded coefficient-continuation */
dfp64_clear_cf_and_bxcf(&x3);
decimal64ToNumber(&x3, &d);
decimal64FromNumber(&x1, &d, &set);
dfp64_set_cf_and_bxcf(&x1, DFP_CFS_SNAN);
}
else if (bexp == -1) /* Infinity */
{
/* Result is Infinity with re-encoded coefficient-continuation */
dfp64_clear_cf_and_bxcf(&x3);
decimal64ToNumber(&x3, &d);
decimal64FromNumber(&x1, &d, &set);
dfp64_set_cf_and_bxcf(&x1, DFP_CFS_INF);
}
else
{
decimal64ToNumber(&x3, &d);
/* Clear CF and BXCF if source is Infinity or NaN */
if (decNumberIsInfinite(&d) || decNumberIsNaN(&d))
{
dfp64_clear_cf_and_bxcf(&x3);
decimal64ToNumber(&x3, &d);
}
/* Update exponent and re-encode coefficient-continuation */
d.exponent = bexp - DECIMAL64_Bias;
decimal64FromNumber(&x1, &d, &set);
}
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
} /* end DEF_INST(insert_biased_exponent_fix64_to_dfp_long_reg) */
/*-------------------------------------------------------------------*/
/* B3DE LTXTR - Load and Test DFP Extended Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(load_and_test_dfp_ext_reg)
{
int r1, r2; /* Values of R fields */
decimal128 x1, x2; /* Extended DFP values */
decNumber d; /* Working decimal number */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
DFPREGPAIR2_CHECK(r1, r2, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Load value from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
decimal128ToNumber(&x2, &d);
/* For SNaN, force signaling condition and convert to QNaN */
if (decNumberIsSNaN(&d))
{
set.status |= DEC_IEEE_854_Invalid_operation;
d.bits &= ~DECSNAN;
d.bits |= DECNAN;
}
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Reencode value and load into FP register r1 */
decimal128FromNumber(&x1, &d, &set);
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
/* Set condition code */
regs->psw.cc = decNumberIsNaN(&d) ? 3 :
decNumberIsZero(&d) ? 0 :
decNumberIsNegative(&d) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(load_and_test_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3D6 LTDTR - Load and Test DFP Long Register [RRE] */
/*-------------------------------------------------------------------*/
DEF_INST(load_and_test_dfp_long_reg)
{
int r1, r2; /* Values of R fields */
decimal64 x1, x2; /* Long DFP values */
decNumber d; /* Working decimal number */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRE(inst, regs, r1, r2);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Load value from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
decimal64ToNumber(&x2, &d);
/* For SNaN, force signaling condition and convert to QNaN */
if (decNumberIsSNaN(&d))
{
set.status |= DEC_IEEE_854_Invalid_operation;
d.bits &= ~DECSNAN;
d.bits |= DECNAN;
}
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Reencode value and load into FP register r1 */
decimal64FromNumber(&x1, &d, &set);
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
/* Set condition code */
regs->psw.cc = decNumberIsNaN(&d) ? 3 :
decNumberIsZero(&d) ? 0 :
decNumberIsNegative(&d) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(load_and_test_dfp_long_reg) */
/*-------------------------------------------------------------------*/
/* B3DF FIXTR - Load FP Integer DFP Extended Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(load_fp_int_dfp_ext_reg)
{
int r1, r2, m3, m4; /* Values of R and M fields */
decimal128 x1, x2; /* Extended DFP values */
decNumber d1, d2, dc; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_MM(inst, regs, r1, r2, m3, m4);
DFPINST_CHECK(regs);
DFPREGPAIR2_CHECK(r1, r2, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load decimal number from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
decimal128ToNumber(&x2, &d2);
if (decNumberIsInfinite(&d2) == 0 && decNumberIsNaN(&d2) == 0)
{
/* Remove fractional part of decimal number */
decNumberToIntegralValue(&d1, &d2, &set);
/* Raise inexact condition if M4 bit 1 is zero and
result differs in value from original value */
if ((m4 & 0x04) == 0)
{
decNumberCompare(&dc, &d1, &d2, &set);
if (decNumberIsZero(&dc) == 0)
{
set.status |= DEC_IEEE_854_Inexact;
if (decNumberIsNegative(&dc) == decNumberIsNegative(&d2))
set.status |= DEC_Rounded;
}
}
}
else
{
/* Propagate NaN or default infinity */
decNumberCopy(&d1, &d2);
/* For SNaN, force signaling condition and convert to QNaN */
if (decNumberIsSNaN(&d2))
{
set.status |= DEC_IEEE_854_Invalid_operation;
d1.bits &= ~DECSNAN;
d1.bits |= DECNAN;
}
}
/* Convert result to extended DFP format */
decimal128FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(load_fp_int_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3D7 FIDTR - Load FP Integer DFP Long Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(load_fp_int_dfp_long_reg)
{
int r1, r2, m3, m4; /* Values of R and M fields */
decimal64 x1, x2; /* Long DFP values */
decNumber d1, d2, dc; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_MM(inst, regs, r1, r2, m3, m4);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load decimal number from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
decimal64ToNumber(&x2, &d2);
if (decNumberIsInfinite(&d2) == 0 && decNumberIsNaN(&d2) == 0)
{
/* Remove fractional part of decimal number */
decNumberToIntegralValue(&d1, &d2, &set);
/* Raise inexact condition if M4 bit 1 is zero and
result differs in value from original value */
if ((m4 & 0x04) == 0)
{
decNumberCompare(&dc, &d1, &d2, &set);
if (decNumberIsZero(&dc) == 0)
{
set.status |= DEC_IEEE_854_Inexact;
if (decNumberIsNegative(&dc) == decNumberIsNegative(&d2))
set.status |= DEC_Rounded;
}
}
}
else
{
/* Propagate NaN or default infinity */
decNumberCopy(&d1, &d2);
/* For SNaN, force signaling condition and convert to QNaN */
if (decNumberIsSNaN(&d2))
{
set.status |= DEC_IEEE_854_Invalid_operation;
d1.bits &= ~DECSNAN;
d1.bits |= DECNAN;
}
}
/* Convert result to long DFP format */
decimal64FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(load_fp_int_dfp_long_reg) */
/*-------------------------------------------------------------------*/
/* B3DC LXDTR - Load Lengthened DFP Long to Extended Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(load_lengthened_dfp_long_to_ext_reg)
{
int r1, r2, m4; /* Values of R and M fields */
decimal128 x1; /* Extended DFP value */
decimal64 x2; /* Long DFP value */
decNumber d1, d2; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_M4(inst, regs, r1, r2, m4);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r1, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Load DFP long number from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
decimal64ToNumber(&x2, &d2);
/* Convert number to DFP extended format */
if (decNumberIsInfinite(&d2) && (m4 & 0x08))
{
/* For Inf with mask bit 0 set, propagate the digits */
dfp64_clear_cf_and_bxcf(&x2);
decimal64ToNumber(&x2, &d1);
decimal128FromNumber(&x1, &d1, &set);
dfp128_set_cf_and_bxcf(&x1, DFP_CFS_INF);
}
else if (decNumberIsNaN(&d2))
{
decimal64ToNumber(&x2, &d1);
/* For SNaN with mask bit 0 off, convert to a QNaN
and raise signaling condition */
if (decNumberIsSNaN(&d2) && (m4 & 0x08) == 0)
{
set.status |= DEC_IEEE_854_Invalid_operation;
d1.bits &= ~DECSNAN;
d1.bits |= DECNAN;
}
decimal128FromNumber(&x1, &d1, &set);
}
else
{
decNumberCopy(&d1, &d2);
decimal128FromNumber(&x1, &d1, &set);
}
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(load_lengthened_dfp_long_to_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3D4 LDETR - Load Lengthened DFP Short to Long Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(load_lengthened_dfp_short_to_long_reg)
{
int r1, r2, m4; /* Values of R and M fields */
decimal64 x1; /* Long DFP value */
decimal32 x2; /* Short DFP value */
decNumber d1, d2; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_M4(inst, regs, r1, r2, m4);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Load DFP short number from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal32)(r2, &x2, regs);
decimal32ToNumber(&x2, &d2);
/* Convert number to DFP long format */
if (decNumberIsInfinite(&d2) && (m4 & 0x08))
{
/* For Inf with mask bit 0 set, propagate the digits */
dfp32_clear_cf_and_bxcf(&x2);
decimal32ToNumber(&x2, &d1);
decimal64FromNumber(&x1, &d1, &set);
dfp64_set_cf_and_bxcf(&x1, DFP_CFS_INF);
}
else if (decNumberIsNaN(&d2))
{
decimal32ToNumber(&x2, &d1);
/* For SNaN with mask bit 0 off, convert to a QNaN
and raise signaling condition */
if (decNumberIsSNaN(&d2) && (m4 & 0x08) == 0)
{
set.status |= DEC_IEEE_854_Invalid_operation;
d1.bits &= ~DECSNAN;
d1.bits |= DECNAN;
}
decimal64FromNumber(&x1, &d1, &set);
}
else
{
decNumberCopy(&d1, &d2);
decimal64FromNumber(&x1, &d1, &set);
}
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(load_lengthened_dfp_short_to_long_reg) */
/*-------------------------------------------------------------------*/
/* B3DD LDXTR - Load Rounded DFP Extended to Long Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(load_rounded_dfp_ext_to_long_reg)
{
int r1, r2, m3, m4; /* Values of R and M fields */
decimal64 x1; /* Long DFP value */
decimal128 x2; /* Extended DFP value */
decNumber d1, d2; /* Working decimal numbers */
decContext set; /* Working context */
int32_t scale; /* Scaling factor */
BYTE pwork[17]; /* 33-digit packed work area */
BYTE dxc; /* Data exception code */
RRF_MM(inst, regs, r1, r2, m3, m4);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r2, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load DFP extended number from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
decimal128ToNumber(&x2, &d2);
/* Convert number to DFP long format */
if ((decNumberIsInfinite(&d2) && (m4 & 0x08))
|| decNumberIsNaN(&d2))
{
/* For Inf with mask bit 0 set, or for QNan or SNan,
propagate the low 15 digits */
dfp128_clear_cf_and_bxcf(&x2);
decimal128ToNumber(&x2, &d1);
decPackedFromNumber(pwork, sizeof(pwork), &scale, &d1);
scale = 0;
decPackedToNumber(pwork+sizeof(pwork)-8, 8, &scale, &d1);
decimal64FromNumber(&x1, &d1, &set);
if (decNumberIsInfinite(&d2))
{
dfp64_set_cf_and_bxcf(&x1, DFP_CFS_INF);
}
else if (decNumberIsQNaN(&d2))
{
dfp64_set_cf_and_bxcf(&x1, DFP_CFS_QNAN);
}
else /* it is an SNaN */
{
/* For SNaN with mask bit 0 off, convert to a QNaN
and raise signaling condition */
if (decNumberIsSNaN(&d2) && (m4 & 0x08) == 0)
{
dfp64_set_cf_and_bxcf(&x1, DFP_CFS_QNAN);
set.status |= DEC_IEEE_854_Invalid_operation;
}
else
{
dfp64_set_cf_and_bxcf(&x1, DFP_CFS_SNAN);
}
}
}
else
{
/* For finite number, load value rounded to long DFP format,
or for Inf with mask bit 0 not set, load default infinity */
decNumberCopy(&d1, &d2);
decimal64FromNumber(&x1, &d1, &set);
}
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(load_rounded_dfp_ext_to_long_reg) */
/*-------------------------------------------------------------------*/
/* B3D5 LEDTR - Load Rounded DFP Long to Short Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(load_rounded_dfp_long_to_short_reg)
{
int r1, r2, m3, m4; /* Values of R and M fields */
decimal32 x1; /* Short DFP value */
decimal64 x2; /* Long DFP value */
decNumber d1, d2; /* Working decimal numbers */
decContext set; /* Working context */
int32_t scale; /* Scaling factor */
BYTE pwork[9]; /* 17-digit packed work area */
BYTE dxc; /* Data exception code */
RRF_MM(inst, regs, r1, r2, m3, m4);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
ARCH_DEP(dfp_rounding_mode)(&set, m3, regs);
/* Load DFP long number from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
decimal64ToNumber(&x2, &d2);
/* Convert number to DFP short format */
if ((decNumberIsInfinite(&d2) && (m4 & 0x08))
|| decNumberIsNaN(&d2))
{
/* For Inf with mask bit 0 set, or for QNan or SNan,
propagate the low 6 digits */
dfp64_clear_cf_and_bxcf(&x2);
decimal64ToNumber(&x2, &d1);
decPackedFromNumber(pwork, sizeof(pwork), &scale, &d1);
scale = 0;
decPackedToNumber(pwork+sizeof(pwork)-4, 4, &scale, &d1);
decimal32FromNumber(&x1, &d1, &set);
if (decNumberIsInfinite(&d2))
{
dfp32_set_cf_and_bxcf(&x1, DFP_CFS_INF);
}
else if (decNumberIsQNaN(&d2))
{
dfp32_set_cf_and_bxcf(&x1, DFP_CFS_QNAN);
}
else /* it is an SNaN */
{
/* For SNaN with mask bit 0 off, convert to a QNaN
and raise signaling condition */
if (decNumberIsSNaN(&d2) && (m4 & 0x08) == 0)
{
dfp32_set_cf_and_bxcf(&x1, DFP_CFS_QNAN);
set.status |= DEC_IEEE_854_Invalid_operation;
}
else
{
dfp32_set_cf_and_bxcf(&x1, DFP_CFS_SNAN);
}
}
}
else
{
/* For finite number, load value rounded to short DFP format,
or for Inf with mask bit 0 not set, load default infinity */
decNumberCopy(&d1, &d2);
decimal32FromNumber(&x1, &d1, &set);
}
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal32)(r1, &x1, regs);
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(load_rounded_dfp_long_to_short_reg) */
/*-------------------------------------------------------------------*/
/* B3D8 MXTR - Multiply DFP Extended Register [RRR] */
/*-------------------------------------------------------------------*/
DEF_INST(multiply_dfp_ext_reg)
{
int r1, r2, r3; /* Values of R fields */
decimal128 x1, x2, x3; /* Extended DFP values */
decNumber d1, d2, d3; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRR(inst, regs, r1, r2, r3);
DFPINST_CHECK(regs);
DFPREGPAIR3_CHECK(r1, r2, r3, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
ARCH_DEP(dfp_rounding_mode)(&set, 0, regs);
/* Multiply FP register r2 by FP register r3 */
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
ARCH_DEP(dfp_reg_to_decimal128)(r3, &x3, regs);
decimal128ToNumber(&x2, &d2);
decimal128ToNumber(&x3, &d3);
decNumberMultiply(&d1, &d2, &d3, &set);
decimal128FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(multiply_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3D0 MDTR - Multiply DFP Long Register [RRR] */
/*-------------------------------------------------------------------*/
DEF_INST(multiply_dfp_long_reg)
{
int r1, r2, r3; /* Values of R fields */
decimal64 x1, x2, x3; /* Long DFP values */
decNumber d1, d2, d3; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRR(inst, regs, r1, r2, r3);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
ARCH_DEP(dfp_rounding_mode)(&set, 0, regs);
/* Multiply FP register r2 by FP register r3 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
ARCH_DEP(dfp_reg_to_decimal64)(r3, &x3, regs);
decimal64ToNumber(&x2, &d2);
decimal64ToNumber(&x3, &d3);
decNumberMultiply(&d1, &d2, &d3, &set);
decimal64FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(multiply_dfp_long_reg) */
/*-------------------------------------------------------------------*/
/* B3FD QAXTR - Quantize DFP Extended Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(quantize_dfp_ext_reg)
{
int r1, r2, r3, m4; /* Values of R and M fields */
decimal128 x1, x2, x3; /* Extended DFP values */
decNumber d1, d2, d3; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_RM(inst, regs, r1, r2, r3, m4);
DFPINST_CHECK(regs);
DFPREGPAIR3_CHECK(r1, r2, r3, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
ARCH_DEP(dfp_rounding_mode)(&set, m4, regs);
/* Quantize FP register r3 using FP register r2 */
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
ARCH_DEP(dfp_reg_to_decimal128)(r3, &x3, regs);
decimal128ToNumber(&x2, &d2);
decimal128ToNumber(&x3, &d3);
decNumberQuantize(&d1, &d2, &d3, &set);
decimal128FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(quantize_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3F5 QADTR - Quantize DFP Long Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(quantize_dfp_long_reg)
{
int r1, r2, r3, m4; /* Values of R and M fields */
decimal64 x1, x2, x3; /* Long DFP values */
decNumber d1, d2, d3; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_RM(inst, regs, r1, r2, r3, m4);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
ARCH_DEP(dfp_rounding_mode)(&set, m4, regs);
/* Quantize FP register r3 using FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
ARCH_DEP(dfp_reg_to_decimal64)(r3, &x3, regs);
decimal64ToNumber(&x2, &d2);
decimal64ToNumber(&x3, &d3);
decNumberQuantize(&d1, &d2, &d3, &set);
decimal64FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(quantize_dfp_long_reg) */
/*-------------------------------------------------------------------*/
/* B3FF RRXTR - Reround DFP Extended Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(reround_dfp_ext_reg)
{
int signif; /* Requested significance */
int r1, r2, r3, m4; /* Values of R and M fields */
decimal128 x1, x3; /* Extended DFP values */
decNumber d1, d3; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_RM(inst, regs, r1, r2, r3, m4);
DFPINST_CHECK(regs);
DFPREGPAIR2_CHECK(r1, r3, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
ARCH_DEP(dfp_rounding_mode)(&set, m4, regs);
/* Load significance from bits 58-63 of general register r2 */
signif = regs->GR_L(r2) & 0x3F;
/* Reround FP register r3 */
ARCH_DEP(dfp_reg_to_decimal128)(r3, &x3, regs);
decimal128ToNumber(&x3, &d3);
if (decNumberIsInfinite(&d3) || decNumberIsNaN(&d3)
|| decNumberIsZero(&d3)
|| signif == 0 || d3.digits <= signif)
{
decNumberCopy(&d1, &d3);
}
else
{
set.digits = signif;
decNumberPlus(&d1, &d3, &set);
}
decimal128FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(reround_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3F7 RRDTR - Reround DFP Long Register [RRF] */
/*-------------------------------------------------------------------*/
DEF_INST(reround_dfp_long_reg)
{
int signif; /* Requested significance */
int r1, r2, r3, m4; /* Values of R and M fields */
decimal64 x1, x3; /* Long DFP values */
decNumber d1, d3; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRF_RM(inst, regs, r1, r2, r3, m4);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
ARCH_DEP(dfp_rounding_mode)(&set, m4, regs);
/* Load significance from bits 58-63 of general register r2 */
signif = regs->GR_L(r2) & 0x3F;
/* Reround FP register r3 */
ARCH_DEP(dfp_reg_to_decimal64)(r3, &x3, regs);
decimal64ToNumber(&x3, &d3);
if (decNumberIsInfinite(&d3) || decNumberIsNaN(&d3)
|| decNumberIsZero(&d3)
|| signif == 0 || d3.digits <= signif)
{
decNumberCopy(&d1, &d3);
}
else
{
set.digits = signif;
decNumberPlus(&d1, &d3, &set);
}
decimal64FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(reround_dfp_long_reg) */
/*-------------------------------------------------------------------*/
/* ED48 SLXT - Shift Coefficient Left DFP Extended [RXF] */
/*-------------------------------------------------------------------*/
DEF_INST(shift_coefficient_left_dfp_ext)
{
int r1, r3; /* Values of R fields */
int b2; /* Base of effective addr */
VADR effective_addr2; /* Effective address */
decimal128 x1, x3; /* Extended DFP values */
decNumber d1, d3; /* Working decimal numbers */
decContext set; /* Working context */
int n; /* Number of bits to shift */
RXF(inst, regs, r1, r3, b2, effective_addr2);
DFPINST_CHECK(regs);
DFPREGPAIR2_CHECK(r1, r3, regs);
/* Isolate rightmost 6 bits of second operand address */
n = effective_addr2 & 0x3F;
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Load DFP extended number from FP register r3 */
ARCH_DEP(dfp_reg_to_decimal128)(r3, &x3, regs);
/* Convert to internal decimal number format */
decimal128ToNumber(&x3, &d3);
/* For NaN and Inf use coefficient continuation digits only */
if (decNumberIsNaN(&d3) || decNumberIsInfinite(&d3))
{
dfp128_clear_cf_and_bxcf(&x3);
decimal128ToNumber(&x3, &d1);
}
else
{
decNumberCopy(&d1, &d3);
}
/* Shift coefficient left n digit positions */
dfp_shift_coeff(&set, &d1, n);
/* Convert result to DFP extended format */
decimal128FromNumber(&x1, &d1, &set);
/* Restore Nan or Inf indicators in the result */
if (decNumberIsQNaN(&d3))
dfp128_set_cf_and_bxcf(&x1, DFP_CFS_QNAN);
else if (decNumberIsSNaN(&d3))
dfp128_set_cf_and_bxcf(&x1, DFP_CFS_SNAN);
else if (decNumberIsInfinite(&d3))
dfp128_set_cf_and_bxcf(&x1, DFP_CFS_INF);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
} /* end DEF_INST(shift_coefficient_left_dfp_ext) */
/*-------------------------------------------------------------------*/
/* ED40 SLDT - Shift Coefficient Left DFP Long [RXF] */
/*-------------------------------------------------------------------*/
DEF_INST(shift_coefficient_left_dfp_long)
{
int r1, r3; /* Values of R fields */
int b2; /* Base of effective addr */
VADR effective_addr2; /* Effective address */
decimal64 x1, x3; /* Long DFP values */
decNumber d1, d3; /* Working decimal numbers */
decContext set; /* Working context */
int n; /* Number of bits to shift */
RXF(inst, regs, r1, r3, b2, effective_addr2);
DFPINST_CHECK(regs);
/* Isolate rightmost 6 bits of second operand address */
n = effective_addr2 & 0x3F;
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Load DFP long number from FP register r3 */
ARCH_DEP(dfp_reg_to_decimal64)(r3, &x3, regs);
/* Convert to internal decimal number format */
decimal64ToNumber(&x3, &d3);
/* For NaN and Inf use coefficient continuation digits only */
if (decNumberIsNaN(&d3) || decNumberIsInfinite(&d3))
{
dfp64_clear_cf_and_bxcf(&x3);
decimal64ToNumber(&x3, &d1);
}
else
{
decNumberCopy(&d1, &d3);
}
/* Shift coefficient left n digit positions */
dfp_shift_coeff(&set, &d1, n);
/* Convert result to DFP long format */
decimal64FromNumber(&x1, &d1, &set);
/* Restore Nan or Inf indicators in the result */
if (decNumberIsQNaN(&d3))
dfp64_set_cf_and_bxcf(&x1, DFP_CFS_QNAN);
else if (decNumberIsSNaN(&d3))
dfp64_set_cf_and_bxcf(&x1, DFP_CFS_SNAN);
else if (decNumberIsInfinite(&d3))
dfp64_set_cf_and_bxcf(&x1, DFP_CFS_INF);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
} /* end DEF_INST(shift_coefficient_left_dfp_long) */
/*-------------------------------------------------------------------*/
/* ED49 SRXT - Shift Coefficient Right DFP Extended [RXF] */
/*-------------------------------------------------------------------*/
DEF_INST(shift_coefficient_right_dfp_ext)
{
int r1, r3; /* Values of R fields */
int b2; /* Base of effective addr */
VADR effective_addr2; /* Effective address */
decimal128 x1, x3; /* Extended DFP values */
decNumber d1, d3; /* Working decimal numbers */
decContext set; /* Working context */
int n; /* Number of bits to shift */
RXF(inst, regs, r1, r3, b2, effective_addr2);
DFPINST_CHECK(regs);
DFPREGPAIR2_CHECK(r1, r3, regs);
/* Isolate rightmost 6 bits of second operand address */
n = effective_addr2 & 0x3F;
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Load DFP extended number from FP register r3 */
ARCH_DEP(dfp_reg_to_decimal128)(r3, &x3, regs);
/* Convert to internal decimal number format */
decimal128ToNumber(&x3, &d3);
/* For NaN and Inf use coefficient continuation digits only */
if (decNumberIsNaN(&d3) || decNumberIsInfinite(&d3))
{
dfp128_clear_cf_and_bxcf(&x3);
decimal128ToNumber(&x3, &d1);
}
else
{
decNumberCopy(&d1, &d3);
}
/* Shift coefficient right n digit positions */
dfp_shift_coeff(&set, &d1, -n);
/* Convert result to DFP extended format */
decimal128FromNumber(&x1, &d1, &set);
/* Restore Nan or Inf indicators in the result */
if (decNumberIsQNaN(&d3))
dfp128_set_cf_and_bxcf(&x1, DFP_CFS_QNAN);
else if (decNumberIsSNaN(&d3))
dfp128_set_cf_and_bxcf(&x1, DFP_CFS_SNAN);
else if (decNumberIsInfinite(&d3))
dfp128_set_cf_and_bxcf(&x1, DFP_CFS_INF);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
} /* end DEF_INST(shift_coefficient_right_dfp_ext) */
/*-------------------------------------------------------------------*/
/* ED41 SRDT - Shift Coefficient Right DFP Long [RXF] */
/*-------------------------------------------------------------------*/
DEF_INST(shift_coefficient_right_dfp_long)
{
int r1, r3; /* Values of R fields */
int b2; /* Base of effective addr */
VADR effective_addr2; /* Effective address */
decimal64 x1, x3; /* Long DFP values */
decNumber d1, d3; /* Working decimal numbers */
decContext set; /* Working context */
int n; /* Number of bits to shift */
RXF(inst, regs, r1, r3, b2, effective_addr2);
DFPINST_CHECK(regs);
/* Isolate rightmost 6 bits of second operand address */
n = effective_addr2 & 0x3F;
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Load DFP long number from FP register r3 */
ARCH_DEP(dfp_reg_to_decimal64)(r3, &x3, regs);
/* Convert to internal decimal number format */
decimal64ToNumber(&x3, &d3);
/* For NaN and Inf use coefficient continuation digits only */
if (decNumberIsNaN(&d3) || decNumberIsInfinite(&d3))
{
dfp64_clear_cf_and_bxcf(&x3);
decimal64ToNumber(&x3, &d1);
}
else
{
decNumberCopy(&d1, &d3);
}
/* Shift coefficient right n digit positions */
dfp_shift_coeff(&set, &d1, -n);
/* Convert result to DFP long format */
decimal64FromNumber(&x1, &d1, &set);
/* Restore Nan or Inf indicators in the result */
if (decNumberIsQNaN(&d3))
dfp64_set_cf_and_bxcf(&x1, DFP_CFS_QNAN);
else if (decNumberIsSNaN(&d3))
dfp64_set_cf_and_bxcf(&x1, DFP_CFS_SNAN);
else if (decNumberIsInfinite(&d3))
dfp64_set_cf_and_bxcf(&x1, DFP_CFS_INF);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
} /* end DEF_INST(shift_coefficient_right_dfp_long) */
/*-------------------------------------------------------------------*/
/* B3DB SXTR - Subtract DFP Extended Register [RRR] */
/*-------------------------------------------------------------------*/
DEF_INST(subtract_dfp_ext_reg)
{
int r1, r2, r3; /* Values of R fields */
decimal128 x1, x2, x3; /* Extended DFP values */
decNumber d1, d2, d3; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRR(inst, regs, r1, r2, r3);
DFPINST_CHECK(regs);
DFPREGPAIR3_CHECK(r1, r2, r3, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
ARCH_DEP(dfp_rounding_mode)(&set, 0, regs);
/* Subtract FP register r3 from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal128)(r2, &x2, regs);
ARCH_DEP(dfp_reg_to_decimal128)(r3, &x3, regs);
decimal128ToNumber(&x2, &d2);
decimal128ToNumber(&x3, &d3);
decNumberSubtract(&d1, &d2, &d3, &set);
decimal128FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal128)(r1, &x1, regs);
/* Set condition code */
regs->psw.cc = decNumberIsNaN(&d1) ? 3 :
decNumberIsZero(&d1) ? 0 :
decNumberIsNegative(&d1) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(subtract_dfp_ext_reg) */
/*-------------------------------------------------------------------*/
/* B3D3 SDTR - Subtract DFP Long Register [RRR] */
/*-------------------------------------------------------------------*/
DEF_INST(subtract_dfp_long_reg)
{
int r1, r2, r3; /* Values of R fields */
decimal64 x1, x2, x3; /* Long DFP values */
decNumber d1, d2, d3; /* Working decimal numbers */
decContext set; /* Working context */
BYTE dxc; /* Data exception code */
RRR(inst, regs, r1, r2, r3);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
ARCH_DEP(dfp_rounding_mode)(&set, 0, regs);
/* Subtract FP register r3 from FP register r2 */
ARCH_DEP(dfp_reg_to_decimal64)(r2, &x2, regs);
ARCH_DEP(dfp_reg_to_decimal64)(r3, &x3, regs);
decimal64ToNumber(&x2, &d2);
decimal64ToNumber(&x3, &d3);
decNumberSubtract(&d1, &d2, &d3, &set);
decimal64FromNumber(&x1, &d1, &set);
/* Check for exception condition */
dxc = ARCH_DEP(dfp_status_check)(&set, regs);
/* Load result into FP register r1 */
ARCH_DEP(dfp_reg_from_decimal64)(r1, &x1, regs);
/* Set condition code */
regs->psw.cc = decNumberIsNaN(&d1) ? 3 :
decNumberIsZero(&d1) ? 0 :
decNumberIsNegative(&d1) ? 1 : 2;
/* Raise data exception if error occurred */
if (dxc != 0)
{
regs->dxc = dxc;
ARCH_DEP(program_interrupt) (regs, PGM_DATA_EXCEPTION);
}
} /* end DEF_INST(subtract_dfp_long_reg) */
/*-------------------------------------------------------------------*/
/* ED58 TDCXT - Test Data Class DFP Extended [RXE] */
/*-------------------------------------------------------------------*/
DEF_INST(test_data_class_dfp_ext)
{
int r1; /* Value of R field */
int b2; /* Base of effective addr */
VADR effective_addr2; /* Effective address */
decimal128 x1; /* Extended DFP value */
decNumber d1; /* Working decimal number */
decContext set; /* Working context */
U32 bits; /* Low 12 bits of address */
RXE(inst, regs, r1, b2, effective_addr2);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r1, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Convert FP register r1 to decimal number format */
ARCH_DEP(dfp_reg_to_decimal128)(r1, &x1, regs);
decimal128ToNumber(&x1, &d1);
/* Isolate rightmost 12 bits of second operand address */
bits = effective_addr2 & 0xFFF;
/* Test data class and set condition code */
regs->psw.cc = dfp_test_data_class(&set, &d1, bits);
} /* end DEF_INST(test_data_class_dfp_ext) */
/*-------------------------------------------------------------------*/
/* ED54 TDCDT - Test Data Class DFP Long [RXE] */
/*-------------------------------------------------------------------*/
DEF_INST(test_data_class_dfp_long)
{
int r1; /* Value of R field */
int b2; /* Base of effective addr */
VADR effective_addr2; /* Effective address */
decimal64 x1; /* Long DFP value */
decNumber d1; /* Working decimal number */
decContext set; /* Working context */
U32 bits; /* Low 12 bits of address */
RXE(inst, regs, r1, b2, effective_addr2);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Convert FP register r1 to decimal number format */
ARCH_DEP(dfp_reg_to_decimal64)(r1, &x1, regs);
decimal64ToNumber(&x1, &d1);
/* Isolate rightmost 12 bits of second operand address */
bits = effective_addr2 & 0xFFF;
/* Test data class and set condition code */
regs->psw.cc = dfp_test_data_class(&set, &d1, bits);
} /* end DEF_INST(test_data_class_dfp_long) */
/*-------------------------------------------------------------------*/
/* ED50 TDCET - Test Data Class DFP Short [RXE] */
/*-------------------------------------------------------------------*/
DEF_INST(test_data_class_dfp_short)
{
int r1; /* Value of R field */
int b2; /* Base of effective addr */
VADR effective_addr2; /* Effective address */
decimal32 x1; /* Short DFP value */
decNumber d1; /* Working decimal number */
decContext set; /* Working context */
U32 bits; /* Low 12 bits of address */
RXE(inst, regs, r1, b2, effective_addr2);
DFPINST_CHECK(regs);
/* Initialise the context for short DFP */
decContextDefault(&set, DEC_INIT_DECIMAL32);
/* Convert FP register r1 to decimal number format */
ARCH_DEP(dfp_reg_to_decimal32)(r1, &x1, regs);
decimal32ToNumber(&x1, &d1);
/* Isolate rightmost 12 bits of second operand address */
bits = effective_addr2 & 0xFFF;
/* Test data class and set condition code */
regs->psw.cc = dfp_test_data_class(&set, &d1, bits);
} /* end DEF_INST(test_data_class_dfp_short) */
/*-------------------------------------------------------------------*/
/* ED59 TDGXT - Test Data Group DFP Extended [RXE] */
/*-------------------------------------------------------------------*/
DEF_INST(test_data_group_dfp_ext)
{
int r1; /* Value of R field */
int b2; /* Base of effective addr */
VADR effective_addr2; /* Effective address */
decimal128 x1; /* Extended DFP value */
decNumber d1; /* Working decimal number */
decContext set; /* Working context */
U32 bits; /* Low 12 bits of address */
int lmd; /* Leftmost digit */
RXE(inst, regs, r1, b2, effective_addr2);
DFPINST_CHECK(regs);
DFPREGPAIR_CHECK(r1, regs);
/* Initialise the context for extended DFP */
decContextDefault(&set, DEC_INIT_DECIMAL128);
/* Load DFP extended number from FP register r1 */
ARCH_DEP(dfp_reg_to_decimal128)(r1, &x1, regs);
/* Extract the leftmost digit from FP register r1 */
lmd = dfp128_extract_lmd(&x1);
/* Convert to internal decimal number format */
decimal128ToNumber(&x1, &d1);
/* Isolate rightmost 12 bits of second operand address */
bits = effective_addr2 & 0xFFF;
/* Test data group and set condition code */
regs->psw.cc = dfp_test_data_group(&set, &d1, lmd, bits);
} /* end DEF_INST(test_data_group_dfp_ext) */
/*-------------------------------------------------------------------*/
/* ED55 TDGDT - Test Data Group DFP Long [RXE] */
/*-------------------------------------------------------------------*/
DEF_INST(test_data_group_dfp_long)
{
int r1; /* Value of R field */
int b2; /* Base of effective addr */
VADR effective_addr2; /* Effective address */
decimal64 x1; /* Long DFP value */
decNumber d1; /* Working decimal number */
decContext set; /* Working context */
U32 bits; /* Low 12 bits of address */
int lmd; /* Leftmost digit */
RXE(inst, regs, r1, b2, effective_addr2);
DFPINST_CHECK(regs);
/* Initialise the context for long DFP */
decContextDefault(&set, DEC_INIT_DECIMAL64);
/* Load DFP long number from FP register r1 */
ARCH_DEP(dfp_reg_to_decimal64)(r1, &x1, regs);
/* Extract the leftmost digit from FP register r1 */
lmd = dfp64_extract_lmd(&x1);
/* Convert to internal decimal number format */
decimal64ToNumber(&x1, &d1);
/* Isolate rightmost 12 bits of second operand address */
bits = effective_addr2 & 0xFFF;
/* Test data group and set condition code */
regs->psw.cc = dfp_test_data_group(&set, &d1, lmd, bits);
} /* end DEF_INST(test_data_group_dfp_long) */
/*-------------------------------------------------------------------*/
/* ED51 TDGET - Test Data Group DFP Short [RXE] */
/*-------------------------------------------------------------------*/
DEF_INST(test_data_group_dfp_short)
{
int r1; /* Value of R field */
int b2; /* Base of effective addr */
VADR effective_addr2; /* Effective address */
decimal32 x1; /* Short DFP value */
decNumber d1; /* Working decimal number */
decContext set; /* Working context */
U32 bits; /* Low 12 bits of address */
int lmd; /* Leftmost digit */
RXE(inst, regs, r1, b2, effective_addr2);
DFPINST_CHECK(regs);
/* Initialise the context for short DFP */
decContextDefault(&set, DEC_INIT_DECIMAL32);
/* Load DFP short number from FP register r1 */
ARCH_DEP(dfp_reg_to_decimal32)(r1, &x1, regs);
/* Extract the leftmost digit from FP register r1 */
lmd = dfp32_extract_lmd(&x1);
/* Convert to internal decimal number format */
decimal32ToNumber(&x1, &d1);
/* Isolate rightmost 12 bits of second operand address */
bits = effective_addr2 & 0xFFF;
/* Test data group and set condition code */
regs->psw.cc = dfp_test_data_group(&set, &d1, lmd, bits);
} /* end DEF_INST(test_data_group_dfp_short) */
#endif /*defined(FEATURE_DECIMAL_FLOATING_POINT)*/
#if !defined(_GEN_ARCH)
#if defined(_ARCHMODE2)
#define _GEN_ARCH _ARCHMODE2
#include "dfp.c"
#endif
#if defined(_ARCHMODE3)
#undef _GEN_ARCH
#define _GEN_ARCH _ARCHMODE3
#include "dfp.c"
#endif
#endif /*!defined(_GEN_ARCH)*/
/* end of dfp.c */
|