1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
|
/* FEATURE.H (c) Copyright Jan Jaeger, 2000-2009 */
/* Architecture-dependent macro definitions */
#ifdef HAVE_CONFIG_H
#include <config.h> // Hercules build configuration options/settings
#endif
#if !defined(FEATCHK_CHECK_DONE)
#include "featall.h"
#include "feat370.h"
#include "feat390.h"
#include "feat900.h"
#define FEATCHK_CHECK_ALL
#include "featchk.h"
#undef FEATCHK_CHECK_ALL
#define FEATCHK_CHECK_DONE
#endif /*!defined(FEATCHK_CHECK_DONE)*/
#undef __GEN_ARCH
#if defined(_GEN_ARCH)
#define __GEN_ARCH _GEN_ARCH
#else
#define __GEN_ARCH _ARCHMODE1
#endif
#include "featall.h"
#if __GEN_ARCH == 370
#include "feat370.h"
#elif __GEN_ARCH == 390
#include "feat390.h"
#elif __GEN_ARCH == 900
#include "feat900.h"
#else
#error Unable to determine Architecture Mode
#endif
#include "featchk.h"
#undef ARCH_MODE
#undef APPLY_PREFIXING
#undef AMASK
#undef ADDRESS_MAXWRAP
#undef ADDRESS_MAXWRAP_E
#undef REAL_MODE
#undef PER_MODE
#undef ASF_ENABLED
#undef ASN_AND_LX_REUSE_ENABLED
#undef ASTE_AS_DESIGNATOR
#undef ASTE_LT_DESIGNATOR
#undef SAEVENT_BIT
#undef SSEVENT_BIT
#undef SSGROUP_BIT
#undef LSED_UET_HDR
#undef LSED_UET_TLR
#undef LSED_UET_BAKR
#undef LSED_UET_PC
#undef CR12_BRTRACE
#undef CR12_TRACEEA
#undef CHM_GPR2_RESV
#undef DEF_INST
#undef ARCH_DEP
#undef PSA
#undef PSA_SIZE
#undef IA
#undef PX
#undef CR
#undef GR
#undef GR_A
#undef SET_GR_A
#undef MONCODE
#undef TEA
#undef DXC
#undef ET
#undef PX_MASK
#undef RSTOLD
#undef RSTNEW
#undef RADR
#undef F_RADR
#undef VADR
#undef VADR_L
#undef F_VADR
#undef GREG
#undef F_GREG
#undef CREG
#undef F_CREG
#undef AREG
#undef F_AREG
#undef STORE_W
#undef FETCH_W
#undef AIV
#undef AIE
#undef VIE
#undef SIEBK
#undef ZPB
#undef TLB_REAL_ASD
#undef TLB_ASD
#undef TLB_VADDR
#undef TLB_PTE
#undef TLB_PAGEMASK
#undef TLB_BYTEMASK
#undef TLB_PAGESHIFT
#undef TLBID_PAGEMASK
#undef TLBID_BYTEMASK
#undef ASD_PRIVATE
#undef PER_SB
#if __GEN_ARCH == 370
#define ARCH_MODE ARCH_370
#define DEF_INST(_name) \
void (ATTR_REGPARM(2) s370_ ## _name) (BYTE inst[], REGS *regs)
#define ARCH_DEP(_name) \
s370_ ## _name
#define APPLY_PREFIXING(addr,pfx) \
( ((U32)(addr) & 0x7FFFF000) == 0 || ((U32)(addr) & 0x7FFFF000) == (pfx) \
? (U32)(addr) ^ (pfx) \
: (addr) \
)
#define AMASK AMASK_L
#define ADDRESS_MAXWRAP(_register_context) \
(AMASK24)
#define ADDRESS_MAXWRAP_E(_register_context) \
(AMASK31)
#define REAL_MODE(p) \
(!ECMODE(p) || ((p)->sysmask & PSW_DATMODE)==0)
#if defined(_FEATURE_SIE)
#define PER_MODE(_regs) \
( (ECMODE(&(_regs)->psw) && ((_regs)->psw.sysmask & PSW_PERMODE)) \
|| (SIE_MODE((_regs)) && ((_regs)->siebk->m & SIE_M_GPE)) )
#else
#define PER_MODE(_regs) \
(ECMODE(&(_regs)->psw) && ((_regs)->psw.sysmask & PSW_PERMODE))
#endif
#define ASF_ENABLED(_regs) 0 /* ASF is never enabled for S/370 */
#define ASN_AND_LX_REUSE_ENABLED(_regs) 0 /* never enabled for S/370 */
#define ASTE_AS_DESIGNATOR(_aste) \
((_aste)[2])
#define ASTE_LT_DESIGNATOR(_aste) \
((_aste)[3])
#define SAEVENT_BIT STD_SAEVENT
#define SSEVENT_BIT STD_SSEVENT
#define SSGROUP_BIT STD_GROUP
#define PSA PSA_3XX
#define PSA_SIZE 4096
#define IA IA_L
#define PX PX_L
#define CR(_r) CR_L(_r)
#define GR(_r) GR_L(_r)
#define GR_A(_r, _regs) ((_regs)->GR_L((_r)))
#define SET_GR_A(_r, _regs,_v) ((_regs)->GR_L((_r))=(_v))
#define MONCODE MC_L
#define TEA EA_L
#define DXC tea
#define ET ET_L
#define PX_MASK 0x7FFFF000
#define RSTOLD iplccw1
#define RSTNEW iplpsw
#if !defined(_FEATURE_ZSIE)
#define RADR U32
#define F_RADR "%8.8"I32_FMT"X"
#else
#define RADR U64
#define F_RADR "%8.8"I64_FMT"X"
#endif
#define VADR U32
#define VADR_L VADR
#define F_VADR "%8.8"I32_FMT"X"
#define GREG U32
#define F_GREG "%8.8"I32_FMT"X"
#define CREG U32
#define F_CREG "%8.8"I32_FMT"X"
#define AREG U32
#define F_AREG "%8.8"I32_FMT"X"
#define STORE_W STORE_FW
#define FETCH_W FETCH_FW
#define AIV AIV_L
#define AIE AIE_L
#define SIEBK SIE1BK
#define ZPB ZPB1
#define TLB_REAL_ASD TLB_REAL_ASD_L
#define TLB_ASD(_n) TLB_ASD_L(_n)
#define TLB_VADDR(_n) TLB_VADDR_L(_n)
#define TLB_PTE(_n) TLB_PTE_L(_n)
#define TLB_PAGEMASK 0x00FFF800
#define TLB_BYTEMASK 0x000007FF
#define TLB_PAGESHIFT 11
#define TLBID_PAGEMASK 0x00E00000
#define TLBID_BYTEMASK 0x001FFFFF
#define ASD_PRIVATE SEGTAB_370_CMN
#elif __GEN_ARCH == 390
#define ARCH_MODE ARCH_390
#define DEF_INST(_name) \
void (ATTR_REGPARM(2) s390_ ## _name) (BYTE inst[], REGS *regs)
#define ARCH_DEP(_name) \
s390_ ## _name
#define APPLY_PREFIXING(addr,pfx) \
( ((U32)(addr) & 0x7FFFF000) == 0 || ((U32)(addr) & 0x7FFFF000) == (pfx) \
? (U32)(addr) ^ (pfx) \
: (addr) \
)
#define AMASK AMASK_L
#define ADDRESS_MAXWRAP(_register_context) \
((_register_context)->psw.AMASK)
#define ADDRESS_MAXWRAP_E(_register_context) \
((_register_context)->psw.AMASK)
#define REAL_MODE(p) \
(((p)->sysmask & PSW_DATMODE)==0)
#if defined(_FEATURE_SIE)
#define PER_MODE(_regs) \
( ((_regs)->psw.sysmask & PSW_PERMODE) \
|| (SIE_MODE((_regs)) && ((_regs)->siebk->m & SIE_M_GPE)) )
#else
#define PER_MODE(_regs) \
((_regs)->psw.sysmask & PSW_PERMODE)
#endif
#define ASF_ENABLED(_regs) ((_regs)->CR(0) & CR0_ASF)
#define ASN_AND_LX_REUSE_ENABLED(_regs) 0 /* never enabled in ESA/390 */
#define ASTE_AS_DESIGNATOR(_aste) \
((_aste)[2])
#define ASTE_LT_DESIGNATOR(_aste) \
((_aste)[3])
#define SAEVENT_BIT STD_SAEVENT
#define SSEVENT_BIT STD_SSEVENT
#define SSGROUP_BIT STD_GROUP
#define LSED_UET_HDR S_LSED_UET_HDR
#define LSED_UET_TLR S_LSED_UET_TLR
#define LSED_UET_BAKR S_LSED_UET_BAKR
#define LSED_UET_PC S_LSED_UET_PC
#define CR12_BRTRACE S_CR12_BRTRACE
#define CR12_TRACEEA S_CR12_TRACEEA
#define CHM_GPR2_RESV S_CHM_GPR2_RESV
#define PSA PSA_3XX
#define PSA_SIZE 4096
#define IA IA_L
#define PX PX_L
#define CR(_r) CR_L(_r)
#define GR(_r) GR_L(_r)
#define GR_A(_r, _regs) ((_regs)->GR_L((_r)))
#define SET_GR_A(_r, _regs,_v) ((_regs)->GR_L((_r))=(_v))
#define MONCODE MC_L
#define TEA EA_L
#define DXC tea
#define ET ET_L
#define PX_MASK 0x7FFFF000
#define RSTNEW iplpsw
#define RSTOLD iplccw1
#if !defined(_FEATURE_ZSIE)
#define RADR U32
#define F_RADR "%8.8"I32_FMT"X"
#else
#define RADR U64
#define F_RADR "%8.8"I64_FMT"X"
#endif
#define VADR U32
#define VADR_L VADR
#define F_VADR "%8.8"I32_FMT"X"
#define GREG U32
#define F_GREG "%8.8"I32_FMT"X"
#define CREG U32
#define F_CREG "%8.8"I32_FMT"X"
#define AREG U32
#define F_AREG "%8.8"I32_FMT"X"
#define STORE_W STORE_FW
#define FETCH_W FETCH_FW
#define AIV AIV_L
#define AIE AIE_L
#define SIEBK SIE1BK
#define ZPB ZPB1
#define TLB_REAL_ASD TLB_REAL_ASD_L
#define TLB_ASD(_n) TLB_ASD_L(_n)
#define TLB_VADDR(_n) TLB_VADDR_L(_n)
#define TLB_PTE(_n) TLB_PTE_L(_n)
#define TLB_PAGEMASK 0x7FFFF000
#define TLB_BYTEMASK 0x00000FFF
#define TLB_PAGESHIFT 12
#define TLBID_PAGEMASK 0x7FC00000
#define TLBID_BYTEMASK 0x003FFFFF
#define ASD_PRIVATE STD_PRIVATE
#elif __GEN_ARCH == 900
#define ARCH_MODE ARCH_900
#define APPLY_PREFIXING(addr,pfx) \
( (U64)((addr) & 0xFFFFFFFFFFFFE000ULL) == (U64)0 || (U64)((addr) & 0xFFFFFFFFFFFFE000ULL) == (pfx) \
? (addr) ^ (pfx) \
: (addr) \
)
#define AMASK AMASK_G
#define ADDRESS_MAXWRAP(_register_context) \
((_register_context)->psw.AMASK)
#define ADDRESS_MAXWRAP_E(_register_context) \
((_register_context)->psw.AMASK)
#define REAL_MODE(p) \
(((p)->sysmask & PSW_DATMODE)==0)
#if defined(_FEATURE_SIE)
#define PER_MODE(_regs) \
( ((_regs)->psw.sysmask & PSW_PERMODE) \
|| (SIE_MODE((_regs)) && ((_regs)->siebk->m & SIE_M_GPE)) )
#else
#define PER_MODE(_regs) \
((_regs)->psw.sysmask & PSW_PERMODE)
#endif
#define ASF_ENABLED(_regs) 1 /* ASF is always enabled for ESAME */
/* ASN-and-LX-reuse is enabled if the ASN-and-LX-reuse
facility is installed and CR0 bit 44 is 1 */
#if defined(FEATURE_ASN_AND_LX_REUSE)
#define ASN_AND_LX_REUSE_ENABLED(_regs) \
(sysblk.asnandlxreuse && ((_regs)->CR_L(0) & CR0_ASN_LX_REUS))
#else /* !defined(FEATURE_ASN_AND_LX_REUSE) */
#define ASN_AND_LX_REUSE_ENABLED(_regs) 0
#endif /* !defined(FEATURE_ASN_AND_LX_REUSE) */
#define ASTE_AS_DESIGNATOR(_aste) \
(((U64)((_aste)[2])<<32)|(U64)((_aste)[3]))
#define ASTE_LT_DESIGNATOR(_aste) \
((_aste)[6])
#define SAEVENT_BIT ASCE_S
#define SSEVENT_BIT ASCE_X
#define SSGROUP_BIT ASCE_G
#define LSED_UET_HDR Z_LSED_UET_HDR
#define LSED_UET_TLR Z_LSED_UET_TLR
#define LSED_UET_BAKR Z_LSED_UET_BAKR
#define LSED_UET_PC Z_LSED_UET_PC
#define CR12_BRTRACE Z_CR12_BRTRACE
#define CR12_TRACEEA Z_CR12_TRACEEA
#define CHM_GPR2_RESV Z_CHM_GPR2_RESV
#define DEF_INST(_name) \
void (ATTR_REGPARM(2) z900_ ## _name) (BYTE inst[], REGS *regs)
#define ARCH_DEP(_name) \
z900_ ## _name
#define PSA PSA_900
#define PSA_SIZE 8192
#define IA IA_G
#define PX PX_L
#define CR(_r) CR_G(_r)
#define GR(_r) GR_G(_r)
#define GR_A(_r, _regs) ((_regs)->psw.amode64 ? (_regs)->GR_G((_r)) : (_regs)->GR_L((_r)))
#define SET_GR_A(_r, _regs,_v) \
do { \
if((_regs)->psw.amode64) { \
((_regs)->GR_G((_r))=(_v)); \
} else { \
((_regs)->GR_L((_r))=(_v)); \
} \
} while(0)
#define MONCODE MC_G
#define TEA EA_G
#define DXC dataexc
#define ET ET_G
#define PX_MASK 0x7FFFE000
#define RSTOLD rstold
#define RSTNEW rstnew
#if 0
#define RADR U32
#else
#define RADR U64
#endif
#define F_RADR "%16.16"I64_FMT"X"
#define VADR U64
#if SIZEOF_INT == 4
#define VADR_L U32
#else
#define VADR_L VADR
#endif
#define F_VADR "%16.16"I64_FMT"X"
#define GREG U64
#define F_GREG "%16.16"I64_FMT"X"
#define CREG U64
#define F_CREG "%16.16"I64_FMT"X"
#define AREG U32
#define F_AREG "%8.8"I32_FMT"X"
#define STORE_W STORE_DW
#define FETCH_W FETCH_DW
#define AIV AIV_G
#define AIE AIE_G
#define SIEBK SIE2BK
#define ZPB ZPB2
#define TLB_REAL_ASD TLB_REAL_ASD_G
#define TLB_ASD(_n) TLB_ASD_G(_n)
#define TLB_VADDR(_n) TLB_VADDR_G(_n)
#define TLB_PTE(_n) TLB_PTE_G(_n)
#define TLB_PAGEMASK 0xFFFFFFFFFFFFF000ULL
#define TLB_BYTEMASK 0x0000000000000FFFULL
#define TLB_PAGESHIFT 12
#define TLBID_PAGEMASK 0xFFFFFFFFFFC00000ULL
#define TLBID_BYTEMASK 0x00000000003FFFFFULL
#define ASD_PRIVATE (ASCE_P|ASCE_R)
#else
#warning __GEN_ARCH must be 370, 390, 900 or undefined
#endif
#undef PAGEFRAME_PAGESIZE
#undef PAGEFRAME_PAGESHIFT
#undef PAGEFRAME_BYTEMASK
#undef PAGEFRAME_PAGEMASK
#undef MAXADDRESS
#if defined(FEATURE_ESAME)
#define PAGEFRAME_PAGESIZE 4096
#define PAGEFRAME_PAGESHIFT 12
#define PAGEFRAME_BYTEMASK 0x00000FFF
#define PAGEFRAME_PAGEMASK 0xFFFFFFFFFFFFF000ULL
#define MAXADDRESS 0xFFFFFFFFFFFFFFFFULL
#elif defined(FEATURE_S390_DAT)
#define PAGEFRAME_PAGESIZE 4096
#define PAGEFRAME_PAGESHIFT 12
#define PAGEFRAME_BYTEMASK 0x00000FFF
#define PAGEFRAME_PAGEMASK 0x7FFFF000
#define MAXADDRESS 0x7FFFFFFF
#else /* S/370 */
#define PAGEFRAME_PAGESIZE 2048
#define PAGEFRAME_PAGESHIFT 11
#define PAGEFRAME_BYTEMASK 0x000007FF
#define PAGEFRAME_PAGEMASK 0x7FFFF800
#if defined(FEATURE_370E_EXTENDED_ADDRESSING)
#define MAXADDRESS 0x03FFFFFF
#else
#define MAXADDRESS 0x00FFFFFF
#endif
#endif
#undef ITIMER_UPDATE
#undef ITIMER_SYNC
#if defined(FEATURE_INTERVAL_TIMER)
#define ITIMER_UPDATE(_addr, _len, _regs) \
do { \
if( ITIMER_ACCESS((_addr), (_len)) ) \
ARCH_DEP(fetch_int_timer) ((_regs)); \
} while(0)
#define ITIMER_SYNC(_addr, _len, _regs) \
do { \
if( ITIMER_ACCESS((_addr), (_len)) ) \
ARCH_DEP(store_int_timer) ((_regs)); \
} while (0)
#else
#define ITIMER_UPDATE(_addr, _len, _regs)
#define ITIMER_SYNC(_addr, _len, _regs)
#endif
#if !defined(_FEATURE_2K_STORAGE_KEYS)
#define STORAGE_KEY_UNITSIZE 4096
#else
#define STORAGE_KEY_UNITSIZE 2048
#endif
#undef STORAGE_KEY
#undef STORAGE_KEY_PAGESHIFT
#undef STORAGE_KEY_PAGESIZE
#undef STORAGE_KEY_PAGEMASK
#undef STORAGE_KEY_BYTEMASK
#ifdef FEATURE_4K_STORAGE_KEYS
#if defined(_FEATURE_2K_STORAGE_KEYS)
#define STORAGE_KEY_PAGESHIFT 11
#else
#define STORAGE_KEY_PAGESHIFT 12
#endif
#define STORAGE_KEY_PAGESIZE 4096
#if defined(FEATURE_ESAME)
#define STORAGE_KEY_PAGEMASK 0xFFFFFFFFFFFFF000ULL
#else
#define STORAGE_KEY_PAGEMASK 0x7FFFF000
#endif
#define STORAGE_KEY_BYTEMASK 0x00000FFF
#else
#define STORAGE_KEY_PAGESHIFT 11
#define STORAGE_KEY_PAGESIZE 2048
#define STORAGE_KEY_PAGEMASK 0x7FFFF800
#define STORAGE_KEY_BYTEMASK 0x000007FF
#endif
#define STORAGE_KEY(_addr, _pointer) \
(_pointer)->storkeys[(_addr)>>STORAGE_KEY_PAGESHIFT]
#if defined(_FEATURE_2K_STORAGE_KEYS)
#define STORAGE_KEY1(_addr, _pointer) \
(_pointer)->storkeys[((_addr)>>STORAGE_KEY_PAGESHIFT)&~1]
#define STORAGE_KEY2(_addr, _pointer) \
(_pointer)->storkeys[((_addr)>>STORAGE_KEY_PAGESHIFT)|1]
#endif
#define XSTORE_INCREMENT_SIZE 0x00100000
#define XSTORE_PAGESHIFT 12
#define XSTORE_PAGESIZE 4096
#undef XSTORE_PAGEMASK
#if defined(FEATURE_ESAME) || defined(_FEATURE_ZSIE)
#define XSTORE_PAGEMASK 0xFFFFFFFFFFFFF000ULL
#else
#define XSTORE_PAGEMASK 0x7FFFF000
#endif
/*-------------------------------------------------------------------*/
/* Macros use by Compare and Form Codeword (CFC (B21A)) instruction */
/*-------------------------------------------------------------------*/
#undef CFC_A64_OPSIZE
#undef CFC_DEF_OPSIZE
#undef CFC_MAX_OPSIZE
#undef CFC_OPSIZE
#undef CFC_GR2_SHIFT
#undef CFC_HIGH_BIT
#undef AR1
#define AR1 ( 1 ) /* Access Register 1 */
#define CFC_A64_OPSIZE ( 6 ) /* amode-64 operand size */
#define CFC_DEF_OPSIZE ( 2 ) /* non-amode-64 operand size */
#define CFC_MAX_OPSIZE ( CFC_A64_OPSIZE > CFC_DEF_OPSIZE ? CFC_A64_OPSIZE : CFC_DEF_OPSIZE )
#if defined(FEATURE_ESAME)
#define CFC_OPSIZE ( a64 ? CFC_A64_OPSIZE : CFC_DEF_OPSIZE )
#define CFC_GR2_SHIFT ( a64 ? ( CFC_A64_OPSIZE * 8 ) : ( CFC_DEF_OPSIZE * 8 ) )
#define CFC_HIGH_BIT ( a64 ? 0x8000000000000000ULL : 0x0000000080000000ULL )
#else
#define CFC_OPSIZE ( CFC_DEF_OPSIZE )
#define CFC_GR2_SHIFT ( CFC_DEF_OPSIZE * 8 )
#define CFC_HIGH_BIT ( 0x80000000UL )
#endif
/*-------------------------------------------------------------------*/
/* Macros use by Update Tree (CFC (0102)) instruction */
/*-------------------------------------------------------------------*/
#undef UPT_ALIGN_MASK
#undef UPT_SHIFT_MASK
#undef UPT_HIGH_BIT
#undef AR4
#define AR4 (4) /* Access Register 4 */
#if defined(FEATURE_ESAME)
#define UPT_ALIGN_MASK ( a64 ? 0x000000000000000FULL : 0x0000000000000007ULL )
#define UPT_SHIFT_MASK ( a64 ? 0xFFFFFFFFFFFFFFF0ULL : 0xFFFFFFFFFFFFFFF8ULL )
#define UPT_HIGH_BIT ( a64 ? 0x8000000000000000ULL : 0x0000000080000000ULL )
#else
#define UPT_ALIGN_MASK ( 0x00000007 )
#define UPT_SHIFT_MASK ( 0xFFFFFFF8 )
#define UPT_HIGH_BIT ( 0x80000000 )
#endif
/* Macros for accelerated lookup */
#undef SPACE_BIT
#undef AR_BIT
#undef PRIMARY_SPACE_MODE
#undef SECONDARY_SPACE_MODE
#undef ACCESS_REGISTER_MODE
#undef HOME_SPACE_MODE
#undef AEA_MODE
#undef SET_AEA_COMMON
#undef SET_AEA_MODE
#undef _CASE_AR_SET_AEA_MODE
#undef _CASE_DAS_SET_AEA_MODE
#undef _CASE_HOME_SET_AEA_MODE
#undef TEST_SET_AEA_MODE
#undef SET_AEA_AR
#undef MADDR
#if defined(FEATURE_DUAL_ADDRESS_SPACE) && defined(FEATURE_LINKAGE_STACK)
#define SET_AEA_COMMON(_regs) \
do { \
(_regs)->aea_common[1] = ((_regs)->CR(1) & ASD_PRIVATE) == 0; \
(_regs)->aea_common[7] = ((_regs)->CR(7) & ASD_PRIVATE) == 0; \
(_regs)->aea_common[13] = ((_regs)->CR(13) & ASD_PRIVATE) == 0; \
} while (0)
#elif defined(FEATURE_DUAL_ADDRESS_SPACE)
#define SET_AEA_COMMON(_regs) \
do { \
(_regs)->aea_common[1] = ((_regs)->CR(1) & ASD_PRIVATE) == 0; \
(_regs)->aea_common[7] = ((_regs)->CR(7) & ASD_PRIVATE) == 0; \
} while (0)
#else
#define SET_AEA_COMMON(_regs) \
do { \
(_regs)->aea_common[1] = ((_regs)->CR(1) & ASD_PRIVATE) == 0; \
} while (0)
#endif
#if defined(FEATURE_DUAL_ADDRESS_SPACE) || defined(FEATURE_LINKAGE_STACK)
#define SPACE_BIT(p) \
(((p)->asc & BIT(PSW_SPACE_BIT)) != 0)
#define AR_BIT(p) \
(((p)->asc & BIT(PSW_AR_BIT)) != 0)
#define PRIMARY_SPACE_MODE(p) \
((p)->asc == PSW_PRIMARY_SPACE_MODE)
#define SECONDARY_SPACE_MODE(p) \
((p)->asc == PSW_SECONDARY_SPACE_MODE)
#define ACCESS_REGISTER_MODE(p) \
((p)->asc == PSW_ACCESS_REGISTER_MODE)
#define HOME_SPACE_MODE(p) \
((p)->asc == PSW_HOME_SPACE_MODE)
#define AEA_MODE(_regs) \
( ( REAL_MODE(&(_regs)->psw) ? (SIE_STATB((_regs), MX, XC) && AR_BIT(&(_regs)->psw) ? 2 : 0) : (((_regs)->psw.asc >> 6) + 1) ) \
| ( PER_MODE((_regs)) ? 0x40 : 0 ) \
)
#else
#define SPACE_BIT(p) (0)
#define AR_BIT(p) (0)
#define PRIMARY_SPACE_MODE(p) (1)
#define SECONDARY_SPACE_MODE(p) (0)
#define ACCESS_REGISTER_MODE(p) (0)
#define HOME_SPACE_MODE(p) (0)
#define AEA_MODE(_regs) \
( (REAL_MODE(&(_regs)->psw) ? 0 : 1 ) | (PER_MODE((_regs)) ? 0x40 : 0 ) )
#endif
#if defined(FEATURE_ACCESS_REGISTERS)
/*
* Update the aea_ar vector whenever an access register
* is changed and in armode
*/
#define SET_AEA_AR(_regs, _arn) \
do \
{ \
if (ACCESS_REGISTER_MODE(&(_regs)->psw) && (_arn) > 0 && (_arn) < 16) { \
if ((_regs)->AR((_arn)) == ALET_PRIMARY) \
(_regs)->aea_ar[(_arn)] = 1; \
else if ((_regs)->AR((_arn)) == ALET_SECONDARY) \
(_regs)->aea_ar[(_arn)] = 7; \
else \
(_regs)->aea_ar[(_arn)] = 0; \
} \
} while (0)
#else
#define SET_AEA_AR(_regs, _arn)
#endif
/*
* Conditionally reset the aea_ar vector
*/
#define TEST_SET_AEA_MODE(_regs) \
do \
{ \
if ((_regs)->aea_mode != AEA_MODE((_regs))) { \
SET_AEA_MODE((_regs)); \
} \
} while (0)
/*
* Reset aea_ar vector to indicate the appropriate
* control register:
* 0 - unresolvable (armode and alet is not 0 or 1)
* 1 - primary space
* 7 - secondary space
* 13 - home space
* 16 - real
*/
#if defined(FEATURE_ACCESS_REGISTERS)
#define _CASE_AR_SET_AEA_MODE(_regs) \
case 2: /* AR */ \
(_regs)->aea_ar[USE_INST_SPACE] = 1; \
for(i = 0; i < 16; i++) \
(_regs)->aea_ar[i] = 1; \
for (i = 1; i < 16; i++) { \
if ((_regs)->AR(i) == ALET_SECONDARY) (_regs)->aea_ar[i] = 7; \
else if ((_regs)->AR(i) != ALET_PRIMARY) (_regs)->aea_ar[i] = 0; \
} \
break;
#else
#define _CASE_AR_SET_AEA_MODE(_regs)
#endif
#if defined(FEATURE_DUAL_ADDRESS_SPACE)
#define _CASE_DAS_SET_AEA_MODE(_regs) \
case 3: /* SEC */ \
(_regs)->aea_ar[USE_INST_SPACE] = 1; \
for(i = 0; i < 16; i++) \
(_regs)->aea_ar[i] = 7; \
break;
#else
#define _CASE_DAS_SET_AEA_MODE(_regs)
#endif
#if defined(FEATURE_LINKAGE_STACK)
#define _CASE_HOME_SET_AEA_MODE(_regs) \
case 4: /* HOME */ \
(_regs)->aea_ar[USE_INST_SPACE] = 13; \
for(i = 0; i < 16; i++) \
(_regs)->aea_ar[i] = 13; \
break;
#else
#define _CASE_HOME_SET_AEA_MODE(_regs)
#endif
#define SET_AEA_MODE(_regs) \
do { \
int i; \
int inst_cr = (_regs)->aea_ar[USE_INST_SPACE]; \
BYTE oldmode = (_regs)->aea_mode; \
(_regs)->aea_mode = AEA_MODE((_regs)); \
switch ((_regs)->aea_mode & 0x0F) { \
case 1: /* PRIM */ \
(_regs)->aea_ar[USE_INST_SPACE] = 1; \
for(i = 0; i < 16; i++) \
(_regs)->aea_ar[i] = 1; \
break; \
_CASE_AR_SET_AEA_MODE((_regs)) \
_CASE_DAS_SET_AEA_MODE((_regs)) \
_CASE_HOME_SET_AEA_MODE((_regs)) \
default: /* case 0: REAL */ \
(_regs)->aea_ar[USE_INST_SPACE] = CR_ASD_REAL; \
for(i = 0; i < 16; i++) \
(_regs)->aea_ar[i] = CR_ASD_REAL; \
} \
if (inst_cr != (_regs)->aea_ar[USE_INST_SPACE]) \
INVALIDATE_AIA((_regs)); \
if ((oldmode & PSW_PERMODE) == 0 && ((_regs)->aea_mode & PSW_PERMODE) != 0) { \
INVALIDATE_AIA((_regs)); \
if (EN_IC_PER_SA((_regs))) \
ARCH_DEP(invalidate_tlb)((_regs),~(ACC_WRITE|ACC_CHECK)); \
} \
} while (0)
/*
* Accelerated lookup
*/
#define MADDRL(_addr, _len, _arn, _regs, _acctype, _akey) \
( \
likely((_regs)->aea_ar[(_arn)]) \
&& likely( \
((_regs)->CR((_regs)->aea_ar[(_arn)]) == (_regs)->tlb.TLB_ASD(TLBIX(_addr))) \
|| ((_regs)->aea_common[(_regs)->aea_ar[(_arn)]] & (_regs)->tlb.common[TLBIX(_addr)]) \
) \
&& likely((_akey) == 0 || (_akey) == (_regs)->tlb.skey[TLBIX(_addr)]) \
&& likely((((_addr) & TLBID_PAGEMASK) | (_regs)->tlbID) == (_regs)->tlb.TLB_VADDR(TLBIX(_addr))) \
&& likely((_acctype) & (_regs)->tlb.acc[TLBIX(_addr)]) \
? ( \
((_acctype) & ACC_CHECK) ? \
(_regs)->dat.storkey = (_regs)->tlb.storkey[TLBIX(_addr)], \
MAINADDR((_regs)->tlb.main[TLBIX(_addr)], (_addr)) : \
MAINADDR((_regs)->tlb.main[TLBIX(_addr)], (_addr)) \
) \
: ( \
ARCH_DEP(logical_to_main_l) ((_addr), (_arn), (_regs), (_acctype), (_akey), (_len)) \
) \
)
/* Old style accelerated lookup (without length) */
#define MADDR(_addr, _arn, _regs, _acctype, _akey) \
MADDRL( (_addr), 1, (_arn), (_regs), (_acctype), (_akey))
/*
* PER Successful Branch
*/
#if defined(FEATURE_PER)
#if defined(FEATURE_PER2)
#define PER_SB(_regs, _addr) \
do { \
if (unlikely(EN_IC_PER_SB((_regs))) \
&& (!((_regs)->CR(9) & CR9_BAC) \
|| PER_RANGE_CHECK((_addr) & ADDRESS_MAXWRAP((_regs)), \
(_regs)->CR(10), (_regs)->CR(11)) \
) \
) \
ON_IC_PER_SB((_regs)); \
} while (0)
#else /*!defined(FEATURE_PER2)*/
#define PER_SB(_regs, _addr) \
do { \
if (unlikely(EN_IC_PER_SB((_regs)))) \
ON_IC_PER_SB((_regs)); \
} while (0)
#endif /*!defined(FEATURE_PER2)*/
#else /*!defined(FEATURE_PER)*/
#define PER_SB(_regs,_addr)
#endif /*!defined(FEATURE_PER)*/
/* end of FEATURES.H */
|
