1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
(****************************************************************************)
(* the diy toolsuite *)
(* *)
(* Jade Alglave, University College London, UK. *)
(* Luc Maranget, INRIA Paris-Rocquencourt, France. *)
(* *)
(* Copyright 2015-present Institut National de Recherche en Informatique et *)
(* en Automatique and the authors. All rights reserved. *)
(* *)
(* This software is governed by the CeCILL-B license under French law and *)
(* abiding by the rules of distribution of free software. You can use, *)
(* modify and/ or redistribute the software under the terms of the CeCILL-B *)
(* license as circulated by CEA, CNRS and INRIA at the following URL *)
(* "http://www.cecill.info". We also give a copy in LICENSE.txt. *)
(****************************************************************************)
(** Define Java architecture *)
module Make (C:Arch_herd.Config) (V:Value.S) = struct
include JavaBase
let is_amo _ = false
let pp_barrier_short = pp_barrier
let reject_mixed = false
let mem_access_size _ = None
include NoSemEnv
module V = V
include NoLevelNorTLBI
include ArchExtra_herd.Make(C)
(struct
module V = V
let endian = endian
type arch_reg = reg
let pp_reg = pp_reg
let reg_compare = reg_compare
let fromto_of_instr _ = None
let get_val _ v = v
module FaultType=FaultType.No
end)
module MemType=MemoryType.No
module Barrier = AllBarrier.No(struct type a = barrier end)
module CMO = Cmo.No
end
|
