1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052
|
(****************************************************************************)
(* the diy toolsuite *)
(* *)
(* Jade Alglave, University College London, UK. *)
(* Luc Maranget, INRIA Paris-Rocquencourt, France. *)
(* *)
(* Copyright 2010-present Institut National de Recherche en Informatique et *)
(* en Automatique and the authors. All rights reserved. *)
(* *)
(* This software is governed by the CeCILL-B license under French law and *)
(* abiding by the rules of distribution of free software. You can use, *)
(* modify and/ or redistribute the software under the terms of the CeCILL-B *)
(* license as circulated by CEA, CNRS and INRIA at the following URL *)
(* "http://www.cecill.info". We also give a copy in LICENSE.txt. *)
(****************************************************************************)
(** Define registers, barriers, and instructions for PPC *)
(* Who am i ? *)
let arch = Archs.ppc
let endian = Endian.Big
let base_type = CType.Base "int"
(*************)
(* Registers *)
(*************)
type ireg =
| GPR0 | GPR1 | GPR2 | GPR3
| GPR4 | GPR5 | GPR6 | GPR7
| GPR8 | GPR9 | GPR10 | GPR11
| GPR12 | GPR13 | GPR14 | GPR15
| GPR16 | GPR17 | GPR18 | GPR19
| GPR20 | GPR21 | GPR22 | GPR23
| GPR24 | GPR25 | GPR26 | GPR27
| GPR28 | GPR29 | GPR30 | GPR31
let iregs =
[
GPR0,"r0"; GPR1,"r1";
GPR2,"r2"; GPR3,"r3";
GPR4,"r4"; GPR5,"r5";
GPR6,"r6"; GPR7,"r7";
GPR8,"r8"; GPR9,"r9";
GPR10,"r10"; GPR11,"r11";
GPR12,"r12"; GPR13,"r13";
GPR14,"r14"; GPR15,"r15";
GPR16,"r16"; GPR17,"r17";
GPR18,"r18"; GPR19,"r19";
GPR20,"r20"; GPR21,"r21";
GPR22,"r22"; GPR23,"r23";
GPR24,"r24"; GPR25,"r25";
GPR26,"r26"; GPR27,"r27";
GPR28,"r28"; GPR29,"r29";
GPR30,"r30"; GPR31,"r31";
]
type freg =
| FPR0 | FPR1 | FPR2 | FPR3
| FPR4 | FPR5 | FPR6 | FPR7
| FPR8 | FPR9 | FPR10 | FPR11
| FPR12 | FPR13 | FPR14 | FPR15
| FPR16 | FPR17 | FPR18 | FPR19
| FPR20 | FPR21 | FPR22 | FPR23
| FPR24 | FPR25 | FPR26 | FPR27
| FPR28 | FPR29 | FPR30 | FPR31
let fregs =
[
FPR0 , "FPR0"; FPR1 , "FPR1";
FPR2 , "FPR2"; FPR3 , "FPR3";
FPR4 , "FPR4"; FPR5 , "FPR5";
FPR6 , "FPR6"; FPR7 , "FPR7";
FPR8 , "FPR8"; FPR9 , "FPR9";
FPR10 , "FPR10"; FPR11 , "FPR11";
FPR12 , "FPR12"; FPR13 , "FPR13";
FPR14 , "FPR14"; FPR15 , "FPR15";
FPR16 , "FPR16"; FPR17 , "FPR17";
FPR18 , "FPR18"; FPR19 , "FPR19";
FPR20 , "FPR20"; FPR21 , "FPR21";
FPR22 , "FPR22"; FPR23 , "FPR23";
FPR24 , "FPR24"; FPR25 , "FPR25";
FPR26 , "FPR26"; FPR27 , "FPR27";
FPR28 , "FPR28"; FPR29 , "FPR29";
FPR30 , "FPR30"; FPR31 , "FPR31";
]
type crbit = int
type xerbit =
| XER_SO | XER_OV | XER_CA
type reg =
| Ireg of ireg (* integer registers *)
| Freg of freg (* float registers *)
| PC (* program counter *)
| Rc (* record bit *)
| OE
| XER_0 | XER_1 | XER_2
(* bits of the condition register *)
| CRBit of int (* i in [0..31] *)
(* fields of the condition register *)
| CRField of int (* i in [0..7] *)
| LR (* link register; for return address *)
| CTR (* count register; used for some branches *)
| CARRY (* carry bit of the status register *)
| Symbolic_reg of string
(* Internal regs *)
| Internal of int
(* Reservation (for specific dependencies *)
| RES
| RESADDR
let base = Internal 0
and max_idx = Internal 1
and idx = Internal 2
and ephemeral = Internal 3
let loop_idx = Internal 4
let signal = Internal 5
let tb0 = Internal 6
let tb1 = Internal 7
let tb_addr0 = Internal 8
let tb_addr1 = Internal 9
let pc = PC
let reg_compare = compare
let symb_reg_name = function
| Symbolic_reg s -> Some s
| _ -> None
let symb_reg r = Symbolic_reg r
let type_reg _ = base_type
let pp_ireg r =
try List.assoc r iregs with
| Not_found -> assert false
let pp_freg r =
try List.assoc r fregs
with Not_found -> assert false
open Printf
let pp_crf crb = sprintf "cr%i" crb
let pp_reg r =
match r with
| Ireg(ir) -> pp_ireg ir
| Freg(fr) -> pp_freg fr
| CRField k -> sprintf "CR%i" k
| CRBit k -> sprintf "CR:%i" k
| PC -> "PC"
| LR -> "LR"
| CTR -> "CTR"
| CARRY -> "CARRY"
| Rc -> "Rc"
| XER_0 -> "XER_0"
| XER_1 -> "XER_1"
| XER_2 -> "XER_2"
| OE -> "OE"
| Symbolic_reg r -> "%"^r
| Internal i -> sprintf "i%i" i
| RES -> "RES"
| RESADDR -> "RESADDR"
let parse_list =
List.map (fun (r,s) -> s,Ireg r) iregs @
List.map (fun (r,s) -> s,Freg r) fregs @
[("lr",LR)]
let parse_reg s =
let s = Misc.lowercase s in
try Some (List.assoc s parse_list)
with Not_found -> None
let regs_interval =
let iregs = List.map (fun (r,_) -> Ireg r) iregs in
let rec from_reg r = function
| [] -> assert false
| t::rem as rs ->
if reg_compare r t = 0 then rs
else from_reg r rem in
fun r -> match r with
| Ireg _ -> from_reg r iregs
| _ -> Warn.fatal "illegal regs_interval from %s" (pp_reg r)
(************)
(* Barriers *)
(************)
type barrier =
| Sync
| Isync
| Lwsync
| Eieio
let all_kinds_of_barriers = [ (*Isync;*) Sync ; Lwsync ; Eieio; ]
let pp_barrier b =
match b with
| Sync -> "Sync"
| Isync -> "Isync"
| Lwsync -> "Lwsync"
| Eieio -> "Eioio"
let barrier_compare = compare
(****************)
(* Instructions *)
(****************)
(*type idx = int (* limited to ? bits *)*)
(*type k = int (* limited to ? bits *)*)
type lbl = Label.t
type cond =
| Eq | Ne
| Lt | Ge
| Gt | Le
type crfindex = int (* in fact [0..7] *)
type setcr0 = SetCR0 | DontSetCR0
(* j: for arithm at least, should be ireg *)
type 'k kinstruction =
| Pnop
(* Two forms of ins: set cr0 or not *)
| Padd of setcr0*reg*reg*reg
| Psub of setcr0*reg*reg*reg
| Psubf of setcr0*reg*reg*reg
| Por of setcr0*reg*reg*reg
| Pand of setcr0*reg*reg*reg
| Pxor of setcr0*reg*reg*reg
| Pmull of setcr0*reg*reg*reg
| Pdiv of setcr0*reg*reg*reg
(* cr0 seting is implicit... *)
| Paddi of reg*reg*'k (* no *)
| Paddis of reg*reg*'k (* no *)
| Pandi of reg*reg*'k (* yes *)
| Pori of reg*reg*'k (* no *)
| Pxori of reg*reg*'k (* no *)
| Pmulli of reg*reg*'k (* no *)
| Pli of reg*'k
| Plis of reg*'k
| Pb of lbl
| Pbcc of cond * lbl
| Pcmpwi of crfindex * reg*'k
| Pcmplwi of crfindex * reg*'k
| Pcmpw of crfindex * reg*reg
| Plwzu of reg * 'k * reg
| Plwa of reg * 'k * reg
| Pmr of reg * reg
| Pstwu of reg * 'k * reg
| Plwarx of reg*reg*reg (* load word and reserve indexed *)
| Pstwcx of reg*reg*reg (* store word conditional indexed *)
(* Mixed size load and store, just added at the moment *)
| Pload of MachSize.sz * reg * 'k * reg
| Ploadx of MachSize.sz * reg * reg * reg
| Plwax of MachSize.sz * reg * reg * reg
| Pstore of MachSize.sz * reg * 'k * reg
| Pstorex of MachSize.sz * reg * reg * reg
(* Fence instructions *)
| Psync
| Peieio
| Pisync
| Plwsync
(* Extra, is a nop in memevents *)
| Pdcbf of reg*reg
(* extra for Richard Bornat; no semantics in memevents *)
| Pnor of setcr0*reg*reg*reg
| Pneg of setcr0*reg*reg
| Pslw of setcr0*reg*reg*reg
| Psrawi of setcr0*reg*reg*'k
| Psraw of setcr0*reg*reg*reg
| Pbl of lbl
| Pblr
| Pmtlr of reg
| Pmflr of reg
(* Extra load and store multiple, litmus only *)
| Plmw of reg * 'k * reg
| Pstmw of reg * 'k * reg
| Pcomment of string
| Pmfcr of reg (* read condition register *)
(*rotate*)
| Prlwinm of reg * reg * 'k * 'k * 'k
| Prlwimi of reg * reg * 'k * 'k * 'k
| Pclrldi of reg * reg * 'k
| Pextsw of reg * reg
type instruction = int kinstruction
type parsedInstruction = MetaConst.k kinstruction
let ppi_index_mode opcode r1 r2 r3 =
opcode^" "^pp_reg r1 ^ ","^pp_reg r2 ^ ","^pp_reg r3
let ppi_index_mode2 opcode r1 r2 =
opcode^" "^pp_reg r1 ^ ","^pp_reg r2
let ppi_imm_index_mode pp_idx opcode r1 d r2 =
opcode^" "^pp_reg r1 ^ ","^pp_idx d ^ "("^pp_reg r2^")"
let ppi_imm_instr pp_k opcode r1 r2 v =
opcode^" "^pp_reg r1 ^ ","^pp_reg r2 ^ ","^pp_k v
let ppi_imm3_instr pp_k opcode r1 r2 v1 v2 v3 =
opcode^" "^pp_reg r1 ^ ","^pp_reg r2 ^ ","^pp_k v1
^", "^pp_k v2^","^pp_k v3
let ppi_imm_instr_memo pp_k opcode set r1 r2 v =
let memo = match set with
| SetCR0 -> opcode ^ "."
| DontSetCR0 -> opcode in
ppi_imm_instr pp_k memo r1 r2 v
let ppi_ri pp_k opcode rD v = opcode^" "^pp_reg rD ^ ","^pp_k v
let ppi_rr opcode rD rS = opcode^" "^pp_reg rD^","^pp_reg rS
let pp_op3 memo set rD rA rB =
let memo = match set with
| SetCR0 -> memo ^ "."
| DontSetCR0 -> memo in
ppi_index_mode memo rD rA rB
let pp_op2 memo set rD rA =
let memo = match set with
| SetCR0 -> memo ^ "."
| DontSetCR0 -> memo in
ppi_index_mode2 memo rD rA
let pp_cond cond = match cond with
| Eq -> "eq" | Ne -> "ne"
| Lt -> "lt" | Ge -> "ge"
| Gt -> "gt" | Le -> "le"
let memo_load = function
| MachSize.Byte -> "lbz"
| MachSize.Short -> "lhz"
| MachSize.Word -> "lwz"
| MachSize.Quad -> "ld"
| MachSize.S128 -> assert false
let memo_loadx sz = memo_load sz ^ "x"
let memo_store = function
| MachSize.Byte -> "stb"
| MachSize.Short -> "sth"
| MachSize.Word -> "stw"
| MachSize.Quad -> "std"
| MachSize.S128 -> assert false
let memo_storex sz = memo_store sz ^ "x"
let do_pp_instruction pp_k i = match i with
| Pnop -> "nop"
| Padd(set,rD,rA,rB) -> pp_op3 "add" set rD rA rB
| Psub(set,rD,rA,rB) -> pp_op3 "sub" set rD rA rB
| Psubf(set,rD,rA,rB) -> pp_op3 "subf" set rD rA rB
| Por(set,rD,rA,rB) -> pp_op3 "or" set rD rA rB
| Pxor(set,rD,rA,rB) -> pp_op3 "xor" set rD rA rB
| Pand(set,rD,rA,rB) -> pp_op3 "and" set rD rA rB
| Pmull(set,rD,rA,rB) -> pp_op3 "mullw" set rD rA rB
| Pdiv(set,rD,rA,rB) -> pp_op3 "divw" set rD rA rB
| Paddi(rD,rA,simm) -> ppi_imm_instr pp_k "addi" rD rA simm
| Paddis(rD,rA,simm) -> ppi_imm_instr pp_k "addis" rD rA simm
| Pori(rD,rA,simm) -> ppi_imm_instr pp_k "ori" rD rA simm
| Pxori(rD,rA,simm) -> ppi_imm_instr pp_k "xori" rD rA simm
| Pandi(rD,rA,simm) -> ppi_imm_instr pp_k "andi." rD rA simm
| Pmulli(rD,rA,simm) -> ppi_imm_instr pp_k "mulli" rD rA simm
| Prlwinm(rD,rA,s1,s2,s3) -> ppi_imm3_instr pp_k "rlwinm" rD rA s1 s2 s3
| Prlwimi(rD,rA,s1,s2,s3) -> ppi_imm3_instr pp_k "rlwimi" rD rA s1 s2 s3
| Pclrldi(rD,rA,s1) -> ppi_imm_instr pp_k "clrldi" rD rA s1
| Pextsw(rD,rA) -> "extsw " ^ (pp_reg rD) ^ ", " ^ (pp_reg rA)
| Pli(rD,v) -> ppi_ri pp_k "li" rD v
| Plis(rD,v) -> ppi_ri pp_k "lis" rD v
| Pcmpwi (0,rS,v) -> ppi_ri pp_k "cmpwi" rS v
| Pcmplwi (0,rS,v) -> ppi_ri pp_k "cmplwi" rS v
| Pcmpwi (crf,rS,v) ->
"cmpwi" ^ " " ^pp_crf crf ^ "," ^ pp_reg rS ^ "," ^ pp_k v
| Pcmplwi (crf,rS,v) ->
"cmplwi" ^ " " ^pp_crf crf ^ "," ^ pp_reg rS ^ "," ^ pp_k v
| Pb lbl -> "b " ^ lbl
| Pbcc(cond, lbl) -> "b"^pp_cond cond ^ " " ^ lbl
| Pcmpw(0,rA,rB) -> ppi_rr "cmpw" rA rB
| Pcmpw(crf,rA,rB) ->
"cmpw" ^ " " ^pp_crf crf ^ "," ^ pp_reg rA ^ "," ^ pp_reg rB
| Plwzu(rD,d,rA) -> ppi_imm_index_mode pp_k "lwzu" rD d rA
| Plwa(rD,d,rA) -> ppi_imm_index_mode pp_k "lwa" rD d rA
| Pmr (rD,rS) -> ppi_rr "mr" rD rS
| Pstwu(rS,d,rA) -> ppi_imm_index_mode pp_k "stwu" rS d rA
| Plwarx(rD,rA,rB) -> ppi_index_mode "lwarx" rD rA rB
| Pstwcx(rS,rA,rB) -> ppi_index_mode "stwcx." rS rA rB
| Plmw (rD,d,rA) -> ppi_imm_index_mode pp_k "lmw" rD d rA
| Pstmw (rS,d,rA) -> ppi_imm_index_mode pp_k "stmw" rS d rA
| Pload (sz,rD,d,rA) -> ppi_imm_index_mode pp_k (memo_load sz) rD d rA
| Ploadx (sz,rD,rA,rB) -> ppi_index_mode (memo_loadx sz) rD rA rB
| Plwax (_,rD,rA,rB) -> ppi_index_mode "lwax" rD rA rB
| Pstore (sz,rS,d,rA) -> ppi_imm_index_mode pp_k (memo_store sz) rS d rA
| Pstorex (sz,rS,rA,rB) -> ppi_index_mode (memo_storex sz) rS rA rB
| Psync -> "sync"
| Plwsync -> "lwsync"
| Pisync -> "isync"
| Peieio -> "eieio"
| Pdcbf (r1,r2) -> ppi_rr "dcbf" r1 r2
| Pnor(set,rD,rA,rB) -> pp_op3 "nor" set rD rA rB
| Pneg(set,rD,rA) -> pp_op2 "neg" set rD rA
| Pslw(set,rD,rA,rB) -> pp_op3 "slw" set rD rA rB
| Psrawi(set,rD,rA,k) -> ppi_imm_instr_memo pp_k "srawi" set rD rA k
| Psraw(set,rD,rA,rB) -> pp_op3 "sraw" set rD rA rB
| Pbl lbl -> "bl " ^ lbl
| Pblr -> "blr"
| Pmtlr reg -> "mtlr " ^ pp_reg reg
| Pmflr reg -> "mflr " ^ pp_reg reg
| Pmfcr reg -> "mfcr " ^ pp_reg reg
| Pcomment s -> "com \"" ^ s ^ "\""
let pp_instruction _m ins = do_pp_instruction string_of_int ins
let dump_instruction ins = do_pp_instruction string_of_int ins
and dump_parsedInstruction ins = do_pp_instruction MetaConst.pp ins
let dump_instruction_hash = dump_instruction
(**********************)
(* Symbolic reg stuff *)
(**********************)
(*
GPR0 can sometimes be understood as constant zero.
*)
let allowed_for_symb =
let regs = List.map fst iregs in
match regs with
| GPR0::safe -> List.map (fun r -> Ireg r) safe
| _ -> assert false
let fold_regs (f_reg,f_sreg) =
(* Let us have a functional style... *)
let fold_reg reg (y_reg,y_sreg) = match reg with
| Symbolic_reg s -> y_reg,f_sreg s y_sreg
| Ireg _ -> f_reg reg y_reg,y_sreg
| _ -> y_reg, y_sreg in
fun (y_reg,y_sreg as c) ins -> match ins with
(* Three regs style *)
| Padd (_,r1,r2,r3)
| Psub (_,r1,r2,r3)
| Psubf (_,r1,r2,r3)
| Por (_,r1,r2,r3)
| Pand (_,r1,r2,r3)
| Pxor (_,r1,r2,r3)
| Pmull (_,r1,r2,r3)
| Pdiv (_,r1,r2,r3)
| Plwarx (r1,r2,r3)
| Pstwcx (r1,r2,r3)
| Ploadx (_,r1,r2,r3)
| Plwax (_,r1,r2,r3)
| Pstorex (_,r1,r2,r3)
| Pnor (_,r1,r2,r3)
| Pslw (_,r1,r2,r3)
| Psraw (_,r1,r2,r3)
-> fold_reg r3 (fold_reg r2 (fold_reg r1 (y_reg,y_sreg)))
(* Two *)
| Paddi (r1,r2,_)
| Paddis (r1,r2,_)
| Prlwinm (r1,r2,_,_,_)
| Prlwimi (r1,r2,_,_,_)
| Pclrldi (r1,r2,_)
| Pextsw (r1,r2)
| Pori (r1,r2,_)
| Pandi (r1,r2,_)
| Pxori (r1,r2,_)
| Pmulli (r1,r2,_)
| Pcmpw (_,r1,r2)
| Plwzu (r1,_,r2)
| Plwa (r1,_,r2)
| Pmr (r1,r2)
| Pdcbf (r1,r2)
| Pstwu (r1,_,r2)
| Pload (_,r1,_,r2)
| Pstore (_,r1,_,r2)
| Pneg (_,r1,r2)
| Psrawi (_,r1,r2,_)
-> fold_reg r2 (fold_reg r1 (y_reg,y_sreg))
(* One *)
| Pli (r1,_)
| Plis (r1,_)
| Pcmpwi (_,r1,_)
| Pcmplwi (_,r1,_)
| Pmtlr r1
| Pmflr r1
| Pmfcr r1
-> fold_reg r1 (y_reg,y_sreg)
(* None *)
| Pnop
| Pb _
| Pbcc _
| Psync
| Peieio
| Pisync
| Plwsync
| Pbl _
| Pblr
| Pcomment _
-> c
| Plmw (r1,_,r2)
| Pstmw (r1,_,r2) ->
let rs = regs_interval r1 in
fold_reg r2 (List.fold_right fold_reg rs (y_reg,y_sreg))
(* Map over symbolic regs *)
let map_regs f_reg f_symb =
let map_reg reg = match reg with
| Symbolic_reg s -> f_symb s
| Ireg _ -> f_reg reg
| _ -> reg in
let map3 ins r1 r2 r3 =ins (map_reg r1,map_reg r2,map_reg r3)
and map2 ins r1 r2 = ins (map_reg r1,map_reg r2) in
fun ins -> match ins with
(* Special, keep r1 as is *)
| Plmw (r1,d,r2) -> Plmw (r1,d,map_reg r2)
| Pstmw (r1,d,r2) -> Pstmw (r1,d,map_reg r2)
(* Standard, map all registers *)
| Padd (set,r1,r2,r3) -> (* Hum ocaml constructor syntax does not help *)
map3 (fun (r1,r2,r3) -> Padd (set,r1,r2,r3)) r1 r2 r3
| Psub (set,r1,r2,r3) ->
map3 (fun (r1,r2,r3) -> Psub (set,r1,r2,r3)) r1 r2 r3
| Psubf (set,r1,r2,r3) ->
map3 (fun (r1,r2,r3) -> Psubf (set,r1,r2,r3)) r1 r2 r3
| Por (set,r1,r2,r3) ->
map3 (fun (r1,r2,r3) -> Por (set,r1,r2,r3)) r1 r2 r3
| Pand (set,r1,r2,r3) ->
map3 (fun (r1,r2,r3) -> Pand (set,r1,r2,r3)) r1 r2 r3
| Pxor (set,r1,r2,r3) ->
map3 (fun (r1,r2,r3) -> Pxor (set,r1,r2,r3)) r1 r2 r3
| Pmull (set,r1,r2,r3) ->
map3 (fun (r1,r2,r3) -> Pmull (set,r1,r2,r3)) r1 r2 r3
| Pdiv (set,r1,r2,r3) ->
map3 (fun (r1,r2,r3) -> Pdiv (set,r1,r2,r3)) r1 r2 r3
| Ploadx (sz,r1,r2,r3) ->
map3 (fun (r1,r2,r3) -> Ploadx (sz,r1,r2,r3)) r1 r2 r3
| Plwax (sz,r1,r2,r3) ->
map3 (fun (r1,r2,r3) -> Plwax (sz,r1,r2,r3)) r1 r2 r3
| Pstorex (sz,r1,r2,r3) ->
map3 (fun (r1,r2,r3) -> Pstorex (sz,r1,r2,r3)) r1 r2 r3
| Plwarx (r1,r2,r3) ->
map3 (fun (r1,r2,r3) -> Plwarx (r1,r2,r3)) r1 r2 r3
| Pstwcx (r1,r2,r3) ->
map3 (fun (r1,r2,r3) -> Pstwcx (r1,r2,r3)) r1 r2 r3
| Pnor (set,r1,r2,r3) ->
map3 (fun (r1,r2,r3) -> Pnor (set,r1,r2,r3)) r1 r2 r3
| Pslw (set,r1,r2,r3) ->
map3 (fun (r1,r2,r3) -> Pslw (set,r1,r2,r3)) r1 r2 r3
| Psraw (set,r1,r2,r3) ->
map3 (fun (r1,r2,r3) -> Psraw (set,r1,r2,r3)) r1 r2 r3
(* Two *)
| Paddi (r1,r2,v) ->
map2 (fun (r1,r2) -> Paddi (r1,r2,v)) r1 r2
| Paddis (r1,r2,v) ->
map2 (fun (r1,r2) -> Paddis (r1,r2,v)) r1 r2
| Pori (r1,r2,v) ->
map2 (fun (r1,r2) -> Pori (r1,r2,v)) r1 r2
| Pandi (r1,r2,v) ->
map2 (fun (r1,r2) -> Pandi (r1,r2,v)) r1 r2
| Pxori (r1,r2,v) ->
map2 (fun (r1,r2) -> Pxori (r1,r2,v)) r1 r2
| Pmulli (r1,r2,v) ->
map2 (fun (r1,r2) -> Pmulli (r1,r2,v)) r1 r2
| Pcmpw (crf,r1,r2) ->
map2 (fun (r1,r2) -> Pcmpw (crf,r1,r2)) r1 r2
| Prlwinm (r1,r2,v1,v2,v3) ->
map2 (fun (r1,r2) -> Prlwinm (r1,r2,v1,v2,v3)) r1 r2
| Prlwimi (r1,r2,v1,v2,v3) ->
map2 (fun (r1,r2) -> Prlwimi (r1,r2,v1,v2,v3)) r1 r2
| Pclrldi (r1,r2,v1) ->
map2 (fun (r1,r2) -> Pclrldi (r1,r2,v1)) r1 r2
| Pextsw (r1,r2) ->
map2 (fun (r1,r2) -> Pextsw (r1,r2)) r1 r2
| Pload (sz,r1,cst,r2) ->
map2 (fun (r1,r2) -> Pload (sz,r1,cst,r2)) r1 r2
| Plwzu (r1,cst,r2) ->
map2 (fun (r1,r2) -> Plwzu (r1,cst,r2)) r1 r2
| Plwa (r1,cst,r2) ->
map2 (fun (r1,r2) -> Plwa (r1,cst,r2)) r1 r2
| Pmr (r1,r2) ->
map2 (fun (r1,r2) -> Pmr (r1,r2)) r1 r2
| Pdcbf (r1,r2) ->
map2 (fun (r1,r2) -> Pdcbf (r1,r2)) r1 r2
| Pstore (sz,r1,cst,r2) ->
map2 (fun (r1,r2) -> Pstore (sz,r1,cst,r2)) r1 r2
| Pstwu (r1,cst,r2) ->
map2 (fun (r1,r2) -> Pstwu (r1,cst,r2)) r1 r2
| Pneg (set,r1,r2) ->
map2 (fun (r1,r2) -> Pneg (set,r1,r2)) r1 r2
| Psrawi (set,r1,r2,v) ->
map2 (fun (r1,r2) -> Psrawi (set,r1,r2,v)) r1 r2
(* One *)
| Pli (r1,v) ->
Pli (map_reg r1,v)
| Plis (r1,v) ->
Plis (map_reg r1,v)
| Pcmpwi (crf,r1,v) ->
Pcmpwi (crf,map_reg r1,v)
| Pcmplwi (crf,r1,v) ->
Pcmplwi (crf,map_reg r1,v)
| Pmtlr r ->
Pmtlr (map_reg r)
| Pmflr r ->
Pmflr (map_reg r)
| Pmfcr r ->
Pmfcr (map_reg r)
(* None *)
| Pnop
| Pb _
| Pbcc _
| Psync
| Peieio
| Pisync
| Plwsync
| Pbl _
| Pblr
| Pcomment _
-> ins
(* No addresses burried in PPC code *)
let fold_addrs _f c _ins = c
let map_addrs _f ins = ins
(* Go back to 32bits mode *)
let norm_ins ins =
let open MachSize in
match ins with
| Pload(Quad,r1,cst,r2) -> Pload(Word,r1,cst,r2)
| Ploadx(Quad,r1,r2,r3) -> Ploadx(Word,r1,r2,r3)
| Plwax(Quad,r1,r2,r3) -> Plwax(Word,r1,r2,r3)
| Pstore(Quad,r1,cst,r2) -> Pstore(Word,r1,cst,r2)
| Pstorex(Quad,r1,r2,r3) -> Pstorex(Word,r1,r2,r3)
| Pnop
| Pload ((Byte|Short|Word),_,_,_)
| Ploadx ((Byte|Short|Word),_,_,_)
| Plwax ((Byte|Short|Word),_,_,_)
| Pstore ((Byte|Short|Word),_,_,_)
| Pstorex ((Byte|Short|Word),_,_,_)
| Pb _ | Pbcc (_,_)
| Pdcbf (_, _)
| Pstwcx (_, _, _)|Plwarx (_, _, _)
| Pstwu (_,_,_)|Pmr (_, _)
| Plwzu (_,_,_)|Plwa _|Pcmpw (_, _, _)
| Pcmpwi (_, _, _)|Pli (_, _)|Plis (_,_) | Pcmplwi (_,_,_)
| Pmulli (_, _, _)|Pxori (_, _, _)|Pori (_, _, _)
| Pandi (_, _, _)|Paddi (_, _, _)|Paddis _|Pdiv (_, _, _, _)
| Pmull (_, _, _, _)|Pxor (_, _, _, _)|Prlwinm (_,_,_,_,_)
| Prlwimi (_,_,_,_,_) | Pclrldi (_,_,_) | Pextsw (_,_)
| Pand (_, _, _, _)|Por (_, _, _, _)
| Psub (_, _, _, _)| Psubf (_, _, _, _)|Padd (_, _, _, _)
| Plwsync|Pisync|Peieio|Psync
| Pnor (_,_,_,_) | Pneg(_,_,_)
| Pslw(_,_,_,_) | Psrawi(_,_,_,_) | Psraw(_,_,_,_)
| Pbl _ | Pblr | Pmtlr _ | Pmflr _ | Pmfcr _
| Pcomment _
| Plmw _|Pstmw _
-> ins
| Pload (S128, _, _, _)|Ploadx (S128, _, _, _)|Pstore (S128, _, _, _)
| Plwax (S128, _, _, _)
| Pstorex (S128, _, _, _) -> assert false
let is_data r1 i = match i with
| Pstore (_,r,_,_)
| Pstorex (_,r,_,_)
| Pstwcx (r,_,_)
-> r1 = r
| _ -> false
let get_next = function
| Pnop
| Padd _ | Psub (_, _, _, _)|Psubf (_, _, _, _)
| Por (_, _, _, _)|Pand (_, _, _, _)|Pxor (_, _, _, _)
|Pmull (_, _, _, _)|Pdiv (_, _, _, _)|Paddi (_, _, _)|Prlwinm (_,_,_,_,_)
|Paddis _ |Prlwimi (_,_,_,_,_) | Pclrldi (_,_,_) | Pextsw _
| Pandi (_, _, _)|Pori (_, _, _)|Pxori (_, _, _)|Pmulli (_, _, _)
|Pli (_, _)|Plis(_,_)
|Pcmpwi (_, _, _)|Pcmpw (_, _, _)|Plwzu(_,_,_)
|Plwa _
|Pmr (_, _)|Pstwu(_,_,_)| Pcmplwi (_,_,_)
|Plwarx (_, _, _)|Pstwcx (_, _, _)
|Pload _|Ploadx _|Pstore _|Pstorex _| Plwax _
|Psync|Peieio|Pisync|Plwsync
|Pdcbf (_, _)|Pnor (_, _, _, _)|Pneg (_, _, _)
|Pslw (_, _, _, _)|Psrawi (_, _, _, _)|Psraw (_, _, _, _)
|Plmw _|Pstmw _
|Pcomment _ -> [Label.Next]
|Pb lbl -> [Label.To lbl]
|Pbcc (_, lbl) -> [Label.Next;Label.To lbl]
(* Hum *)
|Pbl _ -> [Label.Next]
|Pblr|Pmtlr _|Pmflr _|Pmfcr _ -> []
let is_valid _ = true
include Pseudo.Make
(struct
type ins = instruction
type pins = parsedInstruction
type reg_arg = reg
let parsed_tr = function
| Pli (r, k) -> Pli(r,MetaConst.as_int k)
| Plis (r, k) -> Plis(r,MetaConst.as_int k)
| Pmulli (r1, r2, k) -> Pmulli(r1,r2,MetaConst.as_int k)
| Pxori (r1, r2, k) -> Pxori(r1,r2,MetaConst.as_int k)
| Pori (r1, r2, k) -> Pori(r1,r2,MetaConst.as_int k)
| Pandi (r1, r2, k) -> Pandi(r1,r2,MetaConst.as_int k)
| Paddi (r1, r2, k) -> Paddi(r1,r2,MetaConst.as_int k)
| Paddis (r1, r2, k) -> Paddis(r1,r2,MetaConst.as_int k)
| Prlwinm (r1, r2, k1,k2,k3) -> Prlwinm(r1,r2,MetaConst.as_int k1,
MetaConst.as_int k2, MetaConst.as_int k3)
| Prlwimi (r1, r2, k1,k2,k3) -> Prlwimi(r1,r2,MetaConst.as_int k1,
MetaConst.as_int k2, MetaConst.as_int k3)
| Pclrldi (r1, r2, k1) -> Pclrldi(r1,r2,MetaConst.as_int k1)
| Pcmpwi (i, r, k) -> Pcmpwi(i,r,MetaConst.as_int k)
| Pcmplwi (i, r, k) -> Pcmplwi(i,r,MetaConst.as_int k)
| Plwzu (r1,k,r2) -> Plwzu(r1,MetaConst.as_int k,r2)
| Plwa (r1,k,r2) -> Plwa(r1,MetaConst.as_int k,r2)
| Pstwu (r1,k,r2) -> Pstwu(r1,MetaConst.as_int k,r2)
| Pload (s,r1,k,r2) -> Pload(s,r1,MetaConst.as_int k,r2)
| Pstore(s,r1,k,r2) -> Pstore(s,r1,MetaConst.as_int k,r2)
| Psrawi(s,r1,r2,k) -> Psrawi(s,r1,r2,MetaConst.as_int k)
| Plmw(r1,k,r2) -> Plmw(r1,MetaConst.as_int k,r2)
| Pstmw (r1,k,r2) -> Pstmw(r1,MetaConst.as_int k,r2)
| Pnop
| Ploadx (_,_,_,_) | Pextsw(_,_) | Plwax (_,_,_,_)
| Pstorex (_,_,_,_)
| Pb _ | Pbcc (_,_)
| Pdcbf (_, _)
| Pstwcx (_, _, _)|Plwarx (_, _, _)|Pmr (_, _)
| Pcmpw (_, _, _)|Pdiv (_, _, _, _)
| Pmull (_, _, _, _)|Pxor (_, _, _, _)
| Pand (_, _, _, _)|Por (_, _, _, _)
| Psub (_, _, _, _)| Psubf (_, _, _, _)|Padd (_, _, _, _)
| Plwsync|Pisync|Peieio|Psync
| Pnor (_,_,_,_) | Pneg(_,_,_)
| Pslw(_,_,_,_) | Psraw(_,_,_,_)
| Pbl _ | Pblr | Pmtlr _ | Pmflr _ | Pmfcr _
| Pcomment _
as same -> same
(* Number if memory accesses per instruction (for estimating test complexity) *)
let get_naccesses = function
| Pnop
(* Two forms of ins: set cr0 or not *)
| Padd _
| Psub _
| Psubf _
| Por _
| Pand _
| Pxor _
| Pmull _
| Pdiv _
(* cr0 seting is implicit... *)
| Paddi _
| Paddis _
| Prlwinm _
| Prlwimi _
| Pclrldi _
| Pextsw _
| Pandi _
| Pori _
| Pxori _
| Pmulli _
| Pli _
| Plis _
| Pb _
| Pbcc _
| Pcmpwi _
| Pcmplwi _
| Pcmpw _
| Pmr _
| Psync
| Peieio
| Pisync
| Plwsync
| Pdcbf _
| Pnor _
| Pneg _
| Pslw _
| Psrawi _
| Psraw _
| Pbl _
| Pblr
| Pmtlr _
| Pmflr _
| Pmfcr _
| Pcomment _
-> 0
| Plwzu _
| Plwa _
| Pstwu _
| Plwarx _
| Pstwcx _
| Pload _|Ploadx _|Pstore _|Pstorex _| Plwax _
-> 1
|Plmw (_r1,_,_)
|Pstmw (_r1,_,_)
-> 2 (* could be List.length (regs_interval r1), not that important *)
let size_of_ins _ = 4
let fold_labels k f = function
| Pb lab
| Pbcc (_,lab) -> f k lab
| Pnop
| Pdcbf (_, _)
| Pstwcx (_, _, _)|Plwarx (_, _, _)
| Pstwu(_,_,_)|Pmr (_, _)
| Plwzu(_,_,_)|Plwa _|Pcmpw (_, _, _)
| Pcmpwi (_, _, _)|Pli (_, _)|Plis (_,_) | Pcmplwi (_,_,_)
| Pmulli (_, _, _)|Pxori (_, _, _)|Pori (_, _, _)
| Pandi (_, _, _)|Paddi (_, _, _)|Paddis _|Pdiv (_, _, _, _)
| Prlwinm (_,_,_,_,_) | Prlwimi (_,_,_,_,_)
| Pclrldi (_,_,_) | Pextsw (_,_)
| Pmull (_, _, _, _)|Pxor (_, _, _, _)
| Pand (_, _, _, _)|Por (_, _, _, _)
| Psub (_, _, _, _)| Psubf (_, _, _, _)|Padd (_, _, _, _)
| Plwsync|Pisync|Peieio|Psync
| Pnor (_,_,_,_) | Pneg(_,_,_)
| Pslw(_,_,_,_) | Psrawi(_,_,_,_) | Psraw(_,_,_,_)
| Pbl _ | Pblr | Pmtlr _ | Pmflr _ | Pmfcr _
| Pcomment _
| Plmw _|Pstmw _
| Pload _|Ploadx _|Pstore _|Pstorex _ | Plwax _
-> k
let map_labels f =
let open BranchTarget in
function
| Pb lab -> Pb (as_string_fun f lab)
| Pbcc (cc,lab) -> Pbcc (cc,as_string_fun f lab)
| Pnop
| Pdcbf (_, _)
| Pstwcx (_, _, _)|Plwarx (_, _, _) | Plwax (_,_,_,_)
| Pstwu(_,_,_)|Pmr (_, _)
| Plwzu(_,_,_)|Plwa _|Pcmpw (_, _, _)
| Pcmpwi (_, _, _)|Pli (_, _)|Plis (_,_) | Pcmplwi (_,_,_)
| Pmulli (_, _, _)|Pxori (_, _, _)|Pori (_, _, _)
| Pandi (_, _, _)|Paddi (_, _, _)|Paddis _|Pdiv (_, _, _, _)
| Prlwinm (_,_,_,_,_) | Prlwimi (_,_,_,_,_)
| Pclrldi (_,_,_) | Pextsw (_,_)
| Pmull (_, _, _, _)|Pxor (_, _, _, _)
| Pand (_, _, _, _)|Por (_, _, _, _)
| Psub (_, _, _, _)| Psubf (_, _, _, _)|Padd (_, _, _, _)
| Plwsync|Pisync|Peieio|Psync
| Pnor (_,_,_,_) | Pneg(_,_,_)
| Pslw(_,_,_,_) | Psrawi(_,_,_,_) | Psraw(_,_,_,_)
| Pbl _ | Pblr | Pmtlr _ | Pmflr _ | Pmfcr _
| Plmw _|Pstmw _
| Pcomment _
| Pload _|Ploadx _|Pstore _|Pstorex _
as ins
-> ins
end)
(* A few macros *)
let m_t = Hashtbl.create 17
let r0 = Ireg GPR0
(* LWZ, a convenience *)
let lwz regs k = match regs with
| [r; addr] ->
Instruction (Pload (MachSize.Word,r,0,addr))::k
| _ -> Warn.fatal "LWZ macros takes two reg arguments (tgt,address)"
(* FNO *)
let fno regs k = match regs with
| [r; addr] ->
let lab = Label.next_label "FNO" in
Label (lab,Nop)::
Instruction (Plwarx (r,r0,addr))::
Instruction (Pstwcx (r,r0,addr))::
Instruction (Pbcc (Ne,lab))::k
| _ -> Warn.fatal "FNO macro takes two reg arguments (tgt,address)"
let fnox regs k = match regs with
| [r; idx; addr] ->
let lab = Label.next_label "FNO" in
Label (lab,Nop)::
Instruction (Plwarx (r,idx,addr))::
Instruction (Pstwcx (r,idx,addr))::
Instruction (Pbcc (Ne,lab))::k
| _ -> Warn.fatal "FNOX macro takes three reg arguments (tgt,idx,address)"
let fno2 regs k = match regs with
| [r; addr] ->
let lab = Label.next_label "FNO"
and lab_next = Label.next_label "FNO" in
Label (lab,Nop)::
Instruction (Plwarx (r,r0,addr))::
Instruction (Pcmpw (0,r0,r0))::
Instruction (Pbcc (Eq,lab_next))::
Label (lab_next,Instruction (Pisync))::
Instruction (Pstwcx (r,r0,addr))::
Instruction (Pbcc (Ne,lab))::k
| _ -> Warn.fatal "FNO macros takes two reg arguments (tgt,address)"
(* Store atomic *)
let sym = Symbolic_reg "%sta"
let sta regs k = match regs with
| [r; addr] ->
let lab = Label.next_label "sta" in
Label (lab,Nop)::
Instruction (Plwarx (sym,r0,addr))::
Instruction (Pstwcx (r,r0,addr))::
Instruction (Pbcc (Ne,lab))::k
| _ -> Warn.fatal "STA macros takes two reg arguments (src,address)"
let stax regs k = match regs with
| [r; idx; addr] ->
let lab = Label.next_label "sta" in
Label (lab,Nop)::
Instruction (Plwarx (sym,idx,addr))::
Instruction (Pstwcx (r,idx,addr))::
Instruction (Pbcc (Ne,lab))::k
| _ -> Warn.fatal "STAX macros takes three reg arguments (src,idx,address)"
let sym = Symbolic_reg "%lock"
let lock regs k = match regs with
| [addr] ->
let loop = Label.next_label "LOOP" in
let atom = Label.next_label "ATO" in
Instruction (Pb atom)::
Label (loop,Nop)::
Instruction (Pload (MachSize.Word,sym,0,addr))::
Instruction (Pcmpwi (0,sym,0))::
Instruction (Pcmplwi (0,sym,0))::
Instruction (Pbcc (Ne,loop))::
Label (atom,Nop)::
Instruction (Plwarx (sym,r0,addr))::
Instruction (Pcmpwi (0,sym,0))::
Instruction (Pcmplwi (0,sym,0))::
Instruction (Pbcc (Ne,loop))::
Instruction (Pli (sym,1))::
Instruction (Plis (sym,1))::
Instruction (Pstwcx (sym,r0 ,addr))::
Instruction (Pbcc (Ne,loop))::
Instruction (Pisync)::
k
| _ -> Warn.fatal "LOCK takes one reg argument (address)"
let unlock regs k = match regs with
| [addr] ->
Instruction (Plwsync)::
Instruction (Pli (sym,0))::
Instruction (Plis (sym,0))::
Instruction (Pstore (MachSize.Word,sym,0,addr))::
k
| _ -> Warn.fatal "UNLOCK takes one reg argument (address)"
(* SETFLAG/READFLAG *)
let setflag regs k = match regs with
| [addr] ->
Instruction (Plwsync)::
Instruction (Pli (sym,1))::
Instruction (Plis (sym,1))::
Instruction (Pstore (MachSize.Word,sym,0,addr))::k
| _ -> Warn.fatal "SF takes one reg argument (address)"
let readflag regs k = match regs with
| [r; addr] ->
let next = Label.next_label "NEXT" in
Instruction (Pload (MachSize.Word,r,0,addr))::
Instruction (Pcmpw (0,r,r))::
Instruction (Pbcc (Ne,next))::
Label (next,Nop)::
Instruction (Pisync)::k
| _ -> Warn.fatal "RF takes two reg argument (dest,address)"
let readflagloop regs k = match regs with
| [addr] ->
let loop = Label.next_label "LOOP" in
Label (loop,Nop)::
Instruction (Pload (MachSize.Word,sym,0,addr))::
Instruction (Pcmpwi (0,sym,0))::
Instruction (Pcmplwi (0,sym,0))::
Instruction (Pbcc (Eq,loop))::
Instruction (Pisync)::k
| _ -> Warn.fatal "RFL takes one reg argument (address)"
let () =
Hashtbl.add m_t "LWZ" lwz ;
Hashtbl.add m_t "STA" sta ;
Hashtbl.add m_t "STAX" stax ;
Hashtbl.add m_t "FNO" fno ;
Hashtbl.add m_t "FNOX" fnox ;
Hashtbl.add m_t "FNO2" fno2 ;
Hashtbl.add m_t "LOCK" lock ;
Hashtbl.add m_t "UNLOCK" unlock ;
Hashtbl.add m_t "SF" setflag ;
Hashtbl.add m_t "RF" readflag ;
Hashtbl.add m_t "RFL" readflagloop ;
()
let get_macro name = Hashtbl.find m_t name
let get_id_and_list _i = Warn.fatal "get_id_and_list is only for Bell"
let hash_pteval _ = assert false
module Instr =
Instr.WithNop
(struct
type instr = instruction
let nop = Pnop
let compare = compare
end)
|