File: ipath_write_pio-x86_64.c

package info (click to toggle)
infinipath-psm 3.3+20.604758e7-6
  • links: PTS, VCS
  • area: main
  • in suites: bullseye, buster, sid
  • size: 2,452 kB
  • sloc: ansic: 34,270; makefile: 358; asm: 47; sh: 18
file content (325 lines) | stat: -rw-r--r-- 10,137 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
/*
 * Copyright (c) 2006-2012. QLogic Corporation. All rights reserved.
 * Copyright (c) 2003-2006, PathScale, Inc. All rights reserved.
 *
 * This software is available to you under a choice of one of two
 * licenses.  You may choose to be licensed under the terms of the GNU
 * General Public License (GPL) Version 2, available from the file
 * COPYING in the main directory of this source tree, or the
 * OpenIB.org BSD license below:
 *
 *     Redistribution and use in source and binary forms, with or
 *     without modification, are permitted provided that the following
 *     conditions are met:
 *
 *      - Redistributions of source code must retain the above
 *        copyright notice, this list of conditions and the following
 *        disclaimer.
 *
 *      - Redistributions in binary form must reproduce the above
 *        copyright notice, this list of conditions and the following
 *        disclaimer in the documentation and/or other materials
 *        provided with the distribution.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

// This file contains the initialization functions used by the low
// level infinipath protocol code.

#include <sys/poll.h>
#include <sys/types.h>
#include <stdint.h>
#include <stdlib.h>
#include <stddef.h>
#include <unistd.h>
#include <errno.h>
#include <string.h>
#include <stdio.h>
#include <fcntl.h>
#include <malloc.h>

#include "ipserror.h"
#include "ipath_user.h"

/*
 * These pio copy routines are here so they can be used by test code, as well
 * as by MPI, and can change independently of MPI
*/

/*
 * for processors that may not write store buffers in the order filled,
 * and when the store buffer is not completely filled (partial at end, or
 * interrupted and flushed) may write the partial buffer in
 * "random" order.  requires additional serialization
*/
void ipath_write_pio_force_order(volatile uint32_t *piob, const struct ipath_pio_params *pioparm,
	void *hdr, void *bdata)
{
    union ipath_pbc buf = {.qword = 0};
    uint32_t cksum_len = pioparm->cksum_is_valid ? 
      IPATH_CRC_SIZE_IN_BYTES : 0;

    buf.length =
        __cpu_to_le16(((IPATH_MESSAGE_HDR_SIZE + cksum_len + pioparm->length) >> 2) + 1);
    if(pioparm->port > 1)
        buf.pbcflags = __cpu_to_le32((pioparm->vl << __PBC_VLSHIFT) | 
				     __PBC_IBPORT | 
				     pioparm->rate);
    else
        buf.pbcflags = __cpu_to_le32(pioparm->vl << __PBC_VLSHIFT | 
				     pioparm->rate);

    *(volatile uint64_t *)piob = buf.qword;
    ips_wmb(); // pbc must be forced to be first write to chip buffer
    piob += 2;

    if(!pioparm->length) {
        uint32_t *dhdr, dcpywords;
        dcpywords = (IPATH_MESSAGE_HDR_SIZE >> 2)-1;
        ipath_dwordcpy_safe(piob, hdr, dcpywords);
        ips_wmb();
        dhdr = hdr;
        piob += dcpywords;
        dhdr += dcpywords;
        *piob++ = *dhdr;
    } else {
        uint32_t *pay2 = bdata, j;
	uint32_t len = pioparm->length;

        ipath_dwordcpy_safe(piob, hdr,
            IPATH_MESSAGE_HDR_SIZE >> 2);
        piob += IPATH_MESSAGE_HDR_SIZE >> 2;

        len >>= 2;
        if(len>16) {
            uint32_t pay_words = 16*((len-1)/16);
            ipath_dwordcpy_safe(piob, pay2, pay_words);
            piob += pay_words;
            pay2 += pay_words;
            len -= pay_words;
        }
        // now write the final chunk a word at a time, fence before trigger
        for(j=0;j<(len-1);j++)
           *piob++ = *pay2++;
        ips_wmb(); // flush the buffer out now, so
        *piob++ = *pay2;
    }

    /* If checksum is enabled insert CRC at end of packet */
    if_pf (pioparm->cksum_is_valid){
      int nCRCopies = IPATH_CRC_SIZE_IN_BYTES >> 2;
      int nCRC = 0;
            
      while (nCRC < (nCRCopies-1)) {
	*piob = pioparm->cksum;
	piob++;
	nCRC++;
      }
      
      ips_wmb();
      *piob = pioparm->cksum;
    }
    
    /* send it on it's way, now, rather than waiting for processor to
     * get around to flushing it */
    ips_wmb();
}


/*
 * for processors that always write store buffers in the order filled,
 * and if store buffer not completely filled (partial at end, or
 * interrupted and flushed) always write the partial buffer in
 * address order.  Avoids serializing and flush instructions
 * where possible.
 */
#ifdef __MIC__
void ipath_write_pio_vector(volatile uint32_t *piob,  const struct ipath_pio_params *pioparm,
	void *hdr, void *bdata)
{
  union ipath_pbc *pbc;
  uint32_t cksum_len = pioparm->cksum_is_valid ? 
    IPATH_CRC_SIZE_IN_BYTES : 0;

    pbc = (union ipath_pbc *)((char *)hdr - 8);
    pbc->qword = 0;
    pbc->length =
        __cpu_to_le16(((IPATH_MESSAGE_HDR_SIZE + cksum_len + pioparm->length) >> 2) + 1);
    if (pioparm->port > 1)
        pbc->pbcflags = __cpu_to_le32((pioparm->vl << __PBC_VLSHIFT) | 
				     __PBC_IBPORT | 
				     pioparm->rate);
    else
        pbc->pbcflags = __cpu_to_le32(pioparm->vl << __PBC_VLSHIFT | 
				     pioparm->rate);

#ifdef PSM_DEBUG
    if (((uint64_t)piob) & 63) {
	_IPATH_ERROR("ipath_write_pio_vector(): piob not 64byte aligned\n");
	return;
    }
    if (((uint64_t)pbc) & 63) {
	_IPATH_ERROR("ipath_write_pio_vector(): pbc not 64byte aligned\n");
	return;
    }
#endif
    memcpy((uint32_t *)piob, pbc, IPATH_MESSAGE_HDR_SIZE+8);
    piob += (IPATH_MESSAGE_HDR_SIZE >> 2) + 2;

    if(pioparm->length) 
      memcpy((uint32_t *)piob, (uint32_t*)bdata, pioparm->length);

    /* If checksum is enabled insert CRC at end of packet */
    if_pf (pioparm->cksum_is_valid){
      int nCRCopies = IPATH_CRC_SIZE_IN_BYTES >> 2;
      int nCRC = 0;
      
      piob += pioparm->length >> 2;
      
      while (nCRC < (nCRCopies-1)) {
	*piob = pioparm->cksum;
	piob++;
	nCRC++;
      }
      
      asm volatile("" : : : "memory"); // prevent compiler reorder
      *piob = pioparm->cksum;
    }
          
    /* send it on it's way, now, rather than waiting for processor to
     * get around to flushing it */
    //ips_wmb();
}
#endif		//__MIC__

void ipath_write_pio(volatile uint32_t *piob,  const struct ipath_pio_params *pioparm,
	void *hdr, void *bdata)
{
  union ipath_pbc buf = {0};
  uint32_t cksum_len = pioparm->cksum_is_valid ? 
    IPATH_CRC_SIZE_IN_BYTES : 0;

    buf.length =
        __cpu_to_le16(((IPATH_MESSAGE_HDR_SIZE + cksum_len + pioparm->length) >> 2) + 1);
    if (pioparm->port > 1)
        buf.pbcflags = __cpu_to_le32((pioparm->vl << __PBC_VLSHIFT) | 
				     __PBC_IBPORT | 
				     pioparm->rate);
    else
        buf.pbcflags = __cpu_to_le32(pioparm->vl << __PBC_VLSHIFT | 
				     pioparm->rate);

    *(volatile uint64_t *)piob = buf.qword;
    piob += 2;
    asm volatile("" : : : "memory"); // prevent compiler reordering

    ipath_dwordcpy_safe(piob, hdr, IPATH_MESSAGE_HDR_SIZE >> 2);

    asm volatile("" : : : "memory"); // prevent compiler reordering
    piob += IPATH_MESSAGE_HDR_SIZE >> 2;

    if(pioparm->length) 
      ipath_dwordcpy_safe(piob, (uint32_t*)bdata, pioparm->length>>2);

    /* If checksum is enabled insert CRC at end of packet */
    if_pf (pioparm->cksum_is_valid){
      int nCRCopies = IPATH_CRC_SIZE_IN_BYTES >> 2;
      int nCRC = 0;
      
      piob += pioparm->length >> 2;
      
      while (nCRC < (nCRCopies-1)) {
	*piob = pioparm->cksum;
	piob++;
	nCRC++;
      }
      
      asm volatile("" : : : "memory"); // prevent compiler reorder
      *piob = pioparm->cksum;
    }
          
    /* send it on it's way, now, rather than waiting for processor to
     * get around to flushing it */
    ips_wmb();
}

/*
 * here we trigger on a "special" address, so just bang it out
 * as fast as possible...
 */
static inline void 
ipath_write_pio_special_trigger(volatile uint32_t *piob,
		const struct ipath_pio_params *pioparm,
		void *hdr, void *bdata, unsigned offset)
{
    union ipath_pbc buf = {0};
    volatile uint32_t *piobs = piob;
    uint32_t cksum_len = pioparm->cksum_is_valid ? 
      IPATH_CRC_SIZE_IN_BYTES : 0;

    buf.length =
        __cpu_to_le16(((IPATH_MESSAGE_HDR_SIZE + cksum_len + pioparm->length) >> 2) + 1);
    if(pioparm->port > 1)
        buf.pbcflags = __cpu_to_le32((pioparm->vl << __PBC_VLSHIFT) | 
				     __PBC_IBPORT | 
				     pioparm->rate);
    else
        buf.pbcflags = __cpu_to_le32(pioparm->vl << __PBC_VLSHIFT|
				     pioparm->rate);

    *(volatile uint64_t *)piob = buf.qword;
    piob += 2;
    asm volatile("" : : : "memory"); // prevent compiler reordering

    ipath_dwordcpy_safe(piob, hdr,
        IPATH_MESSAGE_HDR_SIZE >> 2);
    piob += IPATH_MESSAGE_HDR_SIZE >> 2;
    asm volatile("" : : : "memory"); // prevent compiler reordering
    
    if(pioparm->length) 
      ipath_dwordcpy_safe(piob, (uint32_t*)bdata, pioparm->length>>2);
    
    /* If checksum is enabled insert CRC at end of packet */
    if_pf (pioparm->cksum_is_valid){
      int nCRCopies = IPATH_CRC_SIZE_IN_BYTES >> 2;
      int nCRC = 0;

      piob += pioparm->length >> 2;
      
      while (nCRC < (nCRCopies-1)) {
	*piob = pioparm->cksum;
	piob++;
	nCRC++;
      }
      
      asm volatile("" : : : "memory"); // prevent compiler reordering
      *piob = pioparm->cksum;
    }
    
    /* 
     * flush then write "special" then flush...
     */
    ips_wmb();
    *(piobs + offset) = IPATH_SPECIAL_TRIGGER_MAGIC;
    ips_wmb();
}

void ipath_write_pio_special_trigger2k(volatile uint32_t *piob,
	const struct ipath_pio_params *pioparm, void *hdr, void *bdata)
{
    ipath_write_pio_special_trigger(piob, pioparm, hdr, bdata, 1023);
}

void ipath_write_pio_special_trigger4k(volatile uint32_t *piob,
	const struct ipath_pio_params *pioparm, void *hdr, void *bdata)
{
    ipath_write_pio_special_trigger(piob, pioparm, hdr, bdata, 2047);
}