1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
/*
* Copyright (C) 2019-2022 Intel Corporation
*
* SPDX-License-Identifier: MIT
*
*/
#pragma once
#include "shared/source/helpers/preamble.h"
namespace NEO {
struct Gen12LpFamily;
template <>
struct L3CNTLREGConfig<IGFX_TIGERLAKE_LP> {
static const uint32_t valueForSLM = 0xD0000020u;
static const uint32_t valueForNoSLM = 0xD0000020u;
};
template <>
struct L3CNTLRegisterOffset<Gen12LpFamily> {
static const uint32_t registerOffset = 0xB134;
static const uint32_t registerOffsetCCS = 0xB234;
};
template <>
struct DebugModeRegisterOffset<Gen12LpFamily> {
enum {
registerOffset = 0x20d8,
debugEnabledValue = (1 << 5) | (1 << 21)
};
};
} // namespace NEO
|
