1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
|
/*
* Copyright (C) 2020-2021 Intel Corporation
*
* SPDX-License-Identifier: MIT
*
*/
#pragma once
#ifdef SUPPORT_GEN8
#include "shared/source/gen8/reg_configs.h"
#endif
#ifdef SUPPORT_GEN9
#include "shared/source/gen9/reg_configs.h"
#endif
#ifdef SUPPORT_GEN11
#include "shared/source/gen11/reg_configs.h"
#endif
#ifdef SUPPORT_GEN12LP
#include "shared/source/gen12lp/reg_configs.h"
#endif
#include <cstdint>
namespace NEO {
namespace RowChickenReg4 {
const uint32_t address = 0xE48C;
const uint32_t regDataForArbitrationPolicy[3] = {
0xC0000, // Age Based
0xC0004, // Round Robin
0xC0008, // Round Robin after dependency
};
} // namespace RowChickenReg4
namespace FfSliceCsChknReg2 {
constexpr uint32_t address = 0x20E4;
constexpr uint32_t regUpdate = (1 << 5);
constexpr uint32_t maskShift = 16;
constexpr uint32_t maskUpdate = regUpdate << maskShift;
constexpr uint32_t regVal = regUpdate | maskUpdate;
} // namespace FfSliceCsChknReg2
} // namespace NEO
|
