1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
|
/*==============================================================================
Copyright(c) 2017 Intel Corporation
Permission is hereby granted, free of charge, to any person obtaining a
copy of this software and associated documentation files(the "Software"),
to deal in the Software without restriction, including without limitation
the rights to use, copy, modify, merge, publish, distribute, sublicense,
and / or sell copies of the Software, and to permit persons to whom the
Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included
in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
OTHER DEALINGS IN THE SOFTWARE.
============================================================================*/
// This header file describes the GT system info data structure and associated
// types and constants. It is for use by both producers and consumers of GT
// system info on all OS.
#ifndef __GT_SYS_INFO_H__
#define __GT_SYS_INFO_H__
#include <stdbool.h>
#include <stdint.h>
#pragma pack(push,1)
// Maximums which bound all supported GT
#define GT_MAX_SLICE (4)
#define GT_MAX_SUBSLICE_PER_SLICE (8)
#define GT_MAX_SUBSLICE_PER_DSS (2) // Currently max value based on Gen12
#define GT_MAX_DUALSUBSLICE_PER_SLICE (6) // Currently max value based on Gen12LP
typedef struct GT_SUBSLICE_INFO
{
bool Enabled; // determine if this SS is enabled.
uint32_t EuEnabledCount; // Total Count of EU enabled on this SubSlice
uint32_t EuEnabledMask; // Mask of EUs enabled on this SubSlice
} GT_SUBSLICE_INFO;
typedef struct GT_DUALSUBSLICE_INFO
{
bool Enabled; // Bool to determine if this SS is enabled.
GT_SUBSLICE_INFO SubSlice[GT_MAX_SUBSLICE_PER_DSS]; // SS details that belong to this DualSubSlice.
} GT_DUALSUBSLICE_INFO;
typedef struct GT_SLICE_INFO
{
bool Enabled; // determine if this slice is enabled.
GT_SUBSLICE_INFO SubSliceInfo[GT_MAX_SUBSLICE_PER_SLICE]; // SS details that belong to this slice.
GT_DUALSUBSLICE_INFO DSSInfo[GT_MAX_DUALSUBSLICE_PER_SLICE]; // DSS details that belong to this slice.
uint32_t SubSliceEnabledCount; // No. of SS enabled in this slice
uint32_t DualSubSliceEnabledCount; // No. of DSS enabled in this slice
} GT_SLICE_INFO;
typedef struct GT_VEBOX_INFO
{
union VEBoxInstances
{
struct VEBitStruct
{
uint32_t VEBox0Enabled : 1; // To determine if VEBox0 is enabled
uint32_t VEBox1Enabled : 1; // To determine if VEBox1 is enabled
uint32_t Reserved : 30; // Reserved bits
} Bits;
uint32_t VEBoxEnableMask; // Union for all VEBox instances. It can be used to know if any of the VEBOX is enabled.
} Instances;
union
{
struct
{
uint32_t VEBox0 : 1; // Set if VEBox0 supports SFC
uint32_t VEBox1 : 2; // Set if VEBox1 supports SFC
uint32_t Reserved : 30; // Reserved bits
}SfcSupportedBits;
uint32_t Value;
} SFCSupport; // VEBOX support of Scalar & Format Converter;
uint32_t NumberOfVEBoxEnabled; // Number of bits set among bit 0-3 of VEBoxEnableMask; used on CNL
bool IsValid; // flag to check if VEBoxInfo is valid.
} GT_VEBOX_INFO;
typedef struct GT_VDBOX_INFO
{
union VDBoxInstances
{
struct VDBitStruct
{
uint32_t VDBox0Enabled : 1; // To determine if VDBox0 is enabled
uint32_t VDBox1Enabled : 1; // To determine if VDBox1 is enabled
uint32_t VDBox2Enabled : 1; // To determine if VDBox2 is enabled
uint32_t Reserved : 29; // Reserved bits
} Bits;
uint32_t VDBoxEnableMask; // Union for all VDBox instances. It can be used to know if any of the VDBOX is enabled.
} Instances;
union
{
struct
{
uint32_t VDBox0 : 1; // Set if VDBox0 supports SFC
uint32_t VDBox1 : 1; // Set if VDBox1 supports SFC
uint32_t VDBox2 : 1; // Set if VDBox2 supports SFC
uint32_t Reserved : 29; // Reserved bits
}SfcSupportedBits;
uint32_t Value;
} SFCSupport; // VDBOX support of Scalar & Format Converter;
uint32_t NumberOfVDBoxEnabled; // Number of bits set among bit 0-7 of VDBoxEnableMask;
bool IsValid; // flag to check if VDBoxInfo is valid.
} GT_VDBOX_INFO;
typedef struct GT_CCS_INFO
{
union CCSInstances
{
struct CCSBitStruct
{
uint32_t CCS0Enabled : 1; // To determine if CCS0 is enabled
uint32_t Reserved : 31; // Reserved bits
} Bits;
uint32_t CCSEnableMask; // Union for all CCS instances. It can be used to know which CCS is enabled.
} Instances;
uint32_t NumberOfCCSEnabled; // Number of bits set among bit 0-3 of CCSEnableMask;
bool IsValid; // flag to check if CCSInfo is valid.
} GT_CCS_INFO;
typedef struct GT_SQIDI_INFO
{
uint32_t NumberofSQIDI; // Total no. of enabled SQIDIs.
uint32_t NumberofDoorbellPerSQIDI; // Total no. of doorbells available per SQIDI unit
}GT_SQIDI_INFO;
typedef union _GT_CACHE_TYPES
{
struct
{
uint32_t L3 : 1;
uint32_t LLC : 1;
uint32_t eDRAM : 1;
uint32_t Reserved : 29;
};
uint32_t CacheTypeMask;
} GT_CACHE_TYPES;
typedef struct GT_SYSTEM_INFO
{
// These fields should always hold valid values
uint32_t EUCount; // Total no. of enabled EUs
uint32_t ThreadCount; // total no of system threads available
uint32_t SliceCount; // Total no. of enabled slices
uint32_t SubSliceCount; // Total no. of enabled subslices
uint32_t DualSubSliceCount; // Total no. of enabled dualsubslices
uint64_t L3CacheSizeInKb; // Total L3 cache size in kilo bytes
uint64_t LLCCacheSizeInKb; // Total LLC cache size in kilo bytes
uint64_t EdramSizeInKb; // Total EDRAM size in kilo bytes
uint32_t L3BankCount; // Total L3 banks across all slices. This is not bank count per slice.
uint32_t MaxFillRate; // Fillrate with Alphablend (in Pix/Clk)
uint32_t EuCountPerPoolMax; // Max EU count per pool
uint32_t EuCountPerPoolMin; // Min EU count per pool
uint32_t TotalVsThreads; // Total threads in VS
uint32_t TotalHsThreads; // Total threads in HS
uint32_t TotalDsThreads; // Total threads in DS
uint32_t TotalGsThreads; // Total threads in GS
uint32_t TotalPsThreadsWindowerRange; // Total threads in PS Windower Range
uint32_t TotalVsThreads_Pocs; // Total threads in VS for POCS
// Note: The CSR size requirement is not clear at this moment. Till then the driver will set
// the maximum size that should be sufficient for all platform SKUs.
uint32_t CsrSizeInMb; // Total size that driver needs to allocate for CSR.
/*------------------------------------*/
// Below fields are required for proper allocation of scratch/private space for threads execution.
// Threads scratch space has to be allocated based on native die config. So allocation has to be
// done even for unfused or non-enabled slices/subslices/EUs. Since H/W doesn't provide us a way to know
// about the native die config S/W will allocate based on max EU/S/SS.
uint32_t MaxEuPerSubSlice; // Max available EUs per sub-slice.
uint32_t MaxSlicesSupported; // Max slices this platfrom can have.
uint32_t MaxSubSlicesSupported; // Max total sub-slices this platform can have (not per slice)
uint32_t MaxDualSubSlicesSupported; // Max total dual sub-slices this platform can have (not per slice)
/*------------------------------------*/
// Flag to determine if hashing is enabled. If enabled then one of the L3 banks will be disabled.
// As a result 'L3BankCount' will be reduced by 1 bank during system info derivation routine.
// Note: Only expected only in CNL (limited SKUs).
bool IsL3HashModeEnabled;
// VEBox/VDBox info
GT_VDBOX_INFO VDBoxInfo; // VDBoxInfo provides details(enabled/disabled) of all VDBox instances.
GT_VEBOX_INFO VEBoxInfo; // VEBoxInfo provides details(enabled/disabled) of all VEBox instances.
// SliceInfo provides the detailed breakdown of the Slice/Subslice/EU configuration. It is useful
// for various WA that depend on the specific SSEU components enabled or disabled, but it is not
// considered critically important to driver function at this time and may not be validly populated
// on all platforms. IsDynamicallyPopulated indicates if SliceInfo has been validly populated.
// IsDynamicallyPopulated only applies to SliceInfo.
// TODO: Rename IsDynamicallyPopulated to something like SliceInfoIsValid to help clarify its
// purpose. At the moment we are constrained by USC not to make any changes to the GT System
// Info interface which require USC changes. USC currently references IsDynamicallyPopulated.
GT_SLICE_INFO SliceInfo[GT_MAX_SLICE];
bool IsDynamicallyPopulated;
//SqidiInfo provides the detailed information for number of SQIDIs supported in GT.
//It also provides total no. of doorbells available per SQIDI unit.
GT_SQIDI_INFO SqidiInfo;
uint32_t ReservedCCSWays; // Reserved CCS ways provides value of reserved L3 ways for CCS when CCS is enabled.
// This is a hardcoded value as suggested by HW. No MMIO read is needed for same.
GT_CCS_INFO CCSInfo; // CCSInfo provides details(enabled/disabled) of all CCS instances.
uint32_t NumThreadsPerEu; // Number of threads per EU.
GT_CACHE_TYPES CacheTypes; // Types of caches available on system (L3/LLC/eDRAM).
uint32_t MaxVECS; // Max VECS instances.
} GT_SYSTEM_INFO, *PGT_SYSTEM_INFO;
#pragma pack(pop)
#endif //__GT_SYS_INFO_H__
|
