1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
|
/* SPDX-License-Identifier: MIT
* Copyright 2023 Advanced Micro Devices, Inc.
* Copyright 2014 Advanced Micro Devices, Inc.
*/
#include <amdgpu.h>
#include "amdgpu_drm.h"
#include "igt.h"
#include "amd_mmd_decode_messages.h"
#include "amd_mmd_util_math.h"
#include "amd_memory.h"
#include "amd_mmd_frame.h"
#include "amd_mmd_uve_ib.h"
#define UVD_4_0_GPCOM_VCPU_CMD 0x3BC3
#define UVD_4_0_GPCOM_VCPU_DATA0 0x3BC4
#define UVD_4_0_GPCOM_VCPU_DATA1 0x3BC5
#define UVD_4_0__ENGINE_CNTL 0x3BC6
#define VEGA_20_GPCOM_VCPU_CMD 0x81C3
#define VEGA_20_GPCOM_VCPU_DATA0 0x81C4
#define VEGA_20_GPCOM_VCPU_DATA1 0x81C5
#define VEGA_20_UVD_ENGINE_CNTL 0x81C6
#define IB_SIZE 4096
#define MAX_RESOURCES 16
struct mmd_shared_context {
uint32_t family_id;
uint32_t chip_id;
uint32_t chip_rev;
uint32_t asic_id;
/* vce */
uint32_t vce_harvest_config;
/* vcn */
uint32_t vcn_ip_version_major;
uint32_t vcn_ip_version_minor;
bool vcn_dec_sw_ring;
bool vcn_unified_ring;
uint8_t vcn_reg_index;
bool dec_ring;
bool enc_ring;
/* jpeg */
bool jpeg_direct_reg;
/*vpe*/
uint32_t vpe_ip_version_major;
uint32_t vpe_ip_version_minor;
bool vpe_ring;
};
struct mmd_context {
amdgpu_context_handle context_handle;
amdgpu_bo_handle ib_handle;
amdgpu_va_handle ib_va_handle;
uint64_t ib_mc_address;
uint32_t *ib_cpu;
amdgpu_bo_handle resources[MAX_RESOURCES];
unsigned int num_resources;
};
struct amdgpu_mmd_bo {
amdgpu_bo_handle handle;
amdgpu_va_handle va_handle;
uint64_t addr;
uint64_t size;
uint8_t *ptr;
};
struct amdgpu_uvd_enc {
unsigned int width;
unsigned int height;
struct amdgpu_mmd_bo session;
struct amdgpu_mmd_bo vbuf;
struct amdgpu_mmd_bo bs;
struct amdgpu_mmd_bo fb;
struct amdgpu_mmd_bo cpb;
};
struct uvd_enc_context {
struct mmd_context uvd;
struct amdgpu_uvd_enc enc;
};
bool
is_gfx_pipe_removed(uint32_t family_id, uint32_t chip_id, uint32_t chip_rev);
bool
is_uvd_tests_enable(uint32_t family_id, uint32_t chip_id, uint32_t chip_rev);
bool
amdgpu_is_vega_or_polaris(uint32_t family_id, uint32_t chip_id, uint32_t chip_rev);
int
mmd_context_init(amdgpu_device_handle device_handle, struct mmd_context *context);
void
mmd_context_clean(amdgpu_device_handle device_handle,
struct mmd_context *context);
int
mmd_shared_context_init(amdgpu_device_handle device_handle, struct mmd_shared_context *context);
int
submit(amdgpu_device_handle device_handle, struct mmd_context *context,
unsigned int ndw, unsigned int ip);
void
alloc_resource(amdgpu_device_handle device_handle,
struct amdgpu_mmd_bo *mmd_bo, unsigned int size,
unsigned int domain);
void
free_resource(struct amdgpu_mmd_bo *mmd_bo);
|
