1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697
|
/*
* Copyright © 2007,2009 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*
* Authors:
* Eric Anholt <eric@anholt.net>
*
*/
#include <assert.h>
#include "instdone.h"
#include "intel_chipset.h"
#include "intel_reg.h"
#include "igt_core.h"
/* INSTDONE */
# define IDCT_DONE (1 << 30)
# define IQ_DONE (1 << 29)
# define PR_DONE (1 << 28)
# define VLD_DONE (1 << 27)
# define IP_DONE (1 << 26)
# define FBC_DONE (1 << 25)
# define BINNER_DONE (1 << 24)
# define SF_DONE (1 << 23)
# define SE_DONE (1 << 22)
# define WM_DONE (1 << 21)
# define IZ_DONE (1 << 20)
# define PERSPECTIVE_INTERP_DONE (1 << 19)
# define DISPATCHER_DONE (1 << 18)
# define PROJECTION_DONE (1 << 17)
# define DEPENDENT_ADDRESS_DONE (1 << 16)
# define QUAD_CACHE_DONE (1 << 15)
# define TEXTURE_FETCH_DONE (1 << 14)
# define TEXTURE_DECOMPRESS_DONE (1 << 13)
# define SAMPLER_CACHE_DONE (1 << 12)
# define FILTER_DONE (1 << 11)
# define BYPASS_FIFO_DONE (1 << 10)
# define PS_DONE (1 << 9)
# define CC_DONE (1 << 8)
# define MAP_FILTER_DONE (1 << 7)
# define MAP_L2_IDLE (1 << 6)
# define RING_2_ENABLE (1 << 2)
# define RING_1_ENABLE (1 << 1)
# define RING_0_ENABLE (1 << 0)
# define I830_GMBUS_DONE (1 << 26)
# define I830_FBC_DONE (1 << 25)
# define I830_BINNER_DONE (1 << 24)
# define I830_MPEG_DONE (1 << 23)
# define I830_MECO_DONE (1 << 22)
# define I830_MCD_DONE (1 << 21)
# define I830_MCSTP_DONE (1 << 20)
# define I830_CC_DONE (1 << 19)
# define I830_DG_DONE (1 << 18)
# define I830_DCMP_DONE (1 << 17)
# define I830_FTCH_DONE (1 << 16)
# define I830_IT_DONE (1 << 15)
# define I830_MG_DONE (1 << 14)
# define I830_MEC_DONE (1 << 13)
# define I830_PC_DONE (1 << 12)
# define I830_QCC_DONE (1 << 11)
# define I830_TB_DONE (1 << 10)
# define I830_WM_DONE (1 << 9)
# define I830_EF_DONE (1 << 8)
# define I830_BLITTER_DONE (1 << 7)
# define I830_MAP_L2_DONE (1 << 6)
# define I830_SECONDARY_RING_3_DONE (1 << 5)
# define I830_SECONDARY_RING_2_DONE (1 << 4)
# define I830_SECONDARY_RING_1_DONE (1 << 3)
# define I830_SECONDARY_RING_0_DONE (1 << 2)
# define I830_PRIMARY_RING_1_DONE (1 << 1)
# define I830_PRIMARY_RING_0_DONE (1 << 0)
/* INSTDONE_I965 */
# define I965_ROW_0_EU_0_DONE (1 << 31)
# define I965_ROW_0_EU_1_DONE (1 << 30)
# define I965_ROW_0_EU_2_DONE (1 << 29)
# define I965_ROW_0_EU_3_DONE (1 << 28)
# define I965_ROW_1_EU_0_DONE (1 << 27)
# define I965_ROW_1_EU_1_DONE (1 << 26)
# define I965_ROW_1_EU_2_DONE (1 << 25)
# define I965_ROW_1_EU_3_DONE (1 << 24)
# define I965_SF_DONE (1 << 23)
# define I965_SE_DONE (1 << 22)
# define I965_WM_DONE (1 << 21)
# define I965_DISPATCHER_DONE (1 << 18)
# define I965_PROJECTION_DONE (1 << 17)
# define I965_DG_DONE (1 << 16)
# define I965_QUAD_CACHE_DONE (1 << 15)
# define I965_TEXTURE_FETCH_DONE (1 << 14)
# define I965_TEXTURE_DECOMPRESS_DONE (1 << 13)
# define I965_SAMPLER_CACHE_DONE (1 << 12)
# define I965_FILTER_DONE (1 << 11)
# define I965_BYPASS_DONE (1 << 10)
# define I965_PS_DONE (1 << 9)
# define I965_CC_DONE (1 << 8)
# define I965_MAP_FILTER_DONE (1 << 7)
# define I965_MAP_L2_IDLE (1 << 6)
# define I965_MA_ROW_0_DONE (1 << 5)
# define I965_MA_ROW_1_DONE (1 << 4)
# define I965_IC_ROW_0_DONE (1 << 3)
# define I965_IC_ROW_1_DONE (1 << 2)
# define I965_CP_DONE (1 << 1)
# define I965_RING_0_ENABLE (1 << 0)
# define ILK_ROW_0_EU_0_DONE (1 << 31)
# define ILK_ROW_0_EU_1_DONE (1 << 30)
# define ILK_ROW_0_EU_2_DONE (1 << 29)
# define ILK_ROW_0_EU_3_DONE (1 << 28)
# define ILK_ROW_1_EU_0_DONE (1 << 27)
# define ILK_ROW_1_EU_1_DONE (1 << 26)
# define ILK_ROW_1_EU_2_DONE (1 << 25)
# define ILK_ROW_1_EU_3_DONE (1 << 24)
# define ILK_ROW_2_EU_0_DONE (1 << 23)
# define ILK_ROW_2_EU_1_DONE (1 << 22)
# define ILK_ROW_2_EU_2_DONE (1 << 21)
# define ILK_ROW_2_EU_3_DONE (1 << 20)
# define ILK_VCP_DONE (1 << 19)
# define ILK_ROW_0_MATH_DONE (1 << 18)
# define ILK_ROW_1_MATH_DONE (1 << 17)
# define ILK_ROW_2_MATH_DONE (1 << 16)
# define ILK_VC1_DONE (1 << 15)
# define ILK_ROW_0_MA_DONE (1 << 14)
# define ILK_ROW_1_MA_DONE (1 << 13)
# define ILK_ROW_2_MA_DONE (1 << 12)
# define ILK_ROW_0_ISC_DONE (1 << 11)
# define ILK_ROW_1_ISC_DONE (1 << 10)
# define ILK_ROW_2_ISC_DONE (1 << 9)
# define ILK_VFE_DONE (1 << 8)
# define ILK_TD_DONE (1 << 7)
# define ILK_SVTS_DONE (1 << 6)
# define ILK_TS_DONE (1 << 5)
# define ILK_GW_DONE (1 << 4)
# define ILK_AI_DONE (1 << 3)
# define ILK_AC_DONE (1 << 2)
# define ILK_AM_DONE (1 << 1)
# define GEN6_MA_3_DONE (1 << 31)
# define GEN6_EU_32_DONE (1 << 30)
# define GEN6_EU_31_DONE (1 << 29)
# define GEN6_EU_30_DONE (1 << 28)
# define GEN6_MA_2_DONE (1 << 27)
# define GEN6_EU_22_DONE (1 << 26)
# define GEN6_EU_21_DONE (1 << 25)
# define GEN6_EU_20_DONE (1 << 24)
# define GEN6_MA_1_DONE (1 << 23)
# define GEN6_EU_12_DONE (1 << 22)
# define GEN6_EU_11_DONE (1 << 21)
# define GEN6_EU_10_DONE (1 << 20)
# define GEN6_MA_0_DONE (1 << 19)
# define GEN6_EU_02_DONE (1 << 18)
# define GEN6_EU_01_DONE (1 << 17)
# define GEN6_EU_00_DONE (1 << 16)
# define GEN6_IC_3_DONE (1 << 15)
# define GEN6_IC_2_DONE (1 << 14)
# define GEN6_IC_1_DONE (1 << 13)
# define GEN6_IC_0_DONE (1 << 12)
# define GEN6_ISC_10_DONE (1 << 11)
# define GEN6_ISC_32_DONE (1 << 10)
# define GEN6_VSC_DONE (1 << 9)
# define GEN6_IEF_DONE (1 << 8)
# define GEN6_VFE_DONE (1 << 7)
# define GEN6_TD_DONE (1 << 6)
# define GEN6_TS_DONE (1 << 4)
# define GEN6_GW_DONE (1 << 3)
# define GEN6_HIZ_DONE (1 << 2)
# define GEN6_AVS_DONE (1 << 1)
/* INSTDONE_1 */
# define I965_GW_CS_DONE_CR (1 << 19)
# define I965_SVSM_CS_DONE_CR (1 << 18)
# define I965_SVDW_CS_DONE_CR (1 << 17)
# define I965_SVDR_CS_DONE_CR (1 << 16)
# define I965_SVRW_CS_DONE_CR (1 << 15)
# define I965_SVRR_CS_DONE_CR (1 << 14)
# define I965_SVTW_CS_DONE_CR (1 << 13)
# define I965_MASM_CS_DONE_CR (1 << 12)
# define I965_MASF_CS_DONE_CR (1 << 11)
# define I965_MAW_CS_DONE_CR (1 << 10)
# define I965_EM1_CS_DONE_CR (1 << 9)
# define I965_EM0_CS_DONE_CR (1 << 8)
# define I965_UC1_CS_DONE (1 << 7)
# define I965_UC0_CS_DONE (1 << 6)
# define I965_URB_CS_DONE (1 << 5)
# define I965_ISC_CS_DONE (1 << 4)
# define I965_CL_CS_DONE (1 << 3)
# define I965_GS_CS_DONE (1 << 2)
# define I965_VS0_CS_DONE (1 << 1)
# define I965_VF_CS_DONE (1 << 0)
# define G4X_BCS_DONE (1 << 31)
# define G4X_CS_DONE (1 << 30)
# define G4X_MASF_DONE (1 << 29)
# define G4X_SVDW_DONE (1 << 28)
# define G4X_SVDR_DONE (1 << 27)
# define G4X_SVRW_DONE (1 << 26)
# define G4X_SVRR_DONE (1 << 25)
# define G4X_ISC_DONE (1 << 24)
# define G4X_MT_DONE (1 << 23)
# define G4X_RC_DONE (1 << 22)
# define G4X_DAP_DONE (1 << 21)
# define G4X_MAWB_DONE (1 << 20)
# define G4X_MT_IDLE (1 << 19)
# define G4X_GBLT_BUSY (1 << 18)
# define G4X_SVSM_DONE (1 << 17)
# define G4X_MASM_DONE (1 << 16)
# define G4X_QC_DONE (1 << 15)
# define G4X_FL_DONE (1 << 14)
# define G4X_SC_DONE (1 << 13)
# define G4X_DM_DONE (1 << 12)
# define G4X_FT_DONE (1 << 11)
# define G4X_DG_DONE (1 << 10)
# define G4X_SI_DONE (1 << 9)
# define G4X_SO_DONE (1 << 8)
# define G4X_PL_DONE (1 << 7)
# define G4X_WIZ_DONE (1 << 6)
# define G4X_URB_DONE (1 << 5)
# define G4X_SF_DONE (1 << 4)
# define G4X_CL_DONE (1 << 3)
# define G4X_GS_DONE (1 << 2)
# define G4X_VS0_DONE (1 << 1)
# define G4X_VF_DONE (1 << 0)
/* INSTDONE_1 */
# define GEN6_GAM_DONE (1 << 31)
# define GEN6_CS_DONE (1 << 30)
# define GEN6_WMBE_DONE (1 << 29)
# define GEN6_SVRW_DONE (1 << 28)
# define GEN6_RCC_DONE (1 << 27)
# define GEN6_SVG_DONE (1 << 26)
# define GEN6_ISC_DONE (1 << 25)
# define GEN6_MT_DONE (1 << 24)
# define GEN6_RCPFE_DONE (1 << 23)
# define GEN6_RCPBE_DONE (1 << 22)
# define GEN6_VDI_DONE (1 << 21)
# define GEN6_RCZ_DONE (1 << 20)
# define GEN6_DAP_DONE (1 << 19)
# define GEN6_PSD_DONE (1 << 18)
# define GEN6_IZ_DONE (1 << 17)
# define GEN6_WMFE_DONE (1 << 16)
# define GEN6_SVSM_DONE (1 << 15)
# define GEN6_QC_DONE (1 << 14)
# define GEN6_FL_DONE (1 << 13)
# define GEN6_SC_DONE (1 << 12)
# define GEN6_DM_DONE (1 << 11)
# define GEN6_FT_DONE (1 << 10)
# define GEN6_DG_DONE (1 << 9)
# define GEN6_SI_DONE (1 << 8)
# define GEN6_SO_DONE (1 << 7)
# define GEN6_PL_DONE (1 << 6)
# define GEN6_VME_DONE (1 << 5)
# define GEN6_SF_DONE (1 << 4)
# define GEN6_CL_DONE (1 << 3)
# define GEN6_GS_DONE (1 << 2)
# define GEN6_VS0_DONE (1 << 1)
# define GEN6_VF_DONE (1 << 0)
# define GEN12_TSG1_DONE (1 << 24)
# define GEN12_RCCFBC_CS_DONE (1 << 23)
# define GEN12_SDE_DONE (1 << 22)
# define GEN12_CS_DONE (1 << 21)
# define GEN12_RS_DONE (1 << 20)
# define GEN12_GAFD_DONE (1 << 19)
# define GEN12_GAFM_DONE (1 << 18)
# define GEN12_TSG0_DONE (1 << 17)
# define GEN12_VFE_DONE (1 << 16)
# define GEN12_GAFS_DONE (1 << 15)
# define GEN12_SVG_DONE (1 << 14)
# define GEN12_URBM_DONE (1 << 13)
# define GEN12_TDG0_DONE (1 << 12)
# define GEN12_TDG1_DONE (1 << 11)
# define GEN12_SF_DONE (1 << 9)
# define GEN12_CL_DONE (1 << 8)
# define GEN12_SOL_DONE (1 << 7)
# define GEN12_GS_DONE (1 << 6)
# define GEN12_DS_DONE (1 << 5)
# define GEN12_TE_DONE (1 << 4)
# define GEN12_HS_DONE (1 << 3)
# define GEN12_VS_DONE (1 << 2)
# define GEN12_VFG_DONE (1 << 1)
struct instdone_bit instdone_bits[MAX_INSTDONE_BITS];
int num_instdone_bits = 0;
static void
add_instdone_bit(uint32_t reg, uint32_t bit, const char *name)
{
igt_assert(num_instdone_bits < MAX_INSTDONE_BITS);
instdone_bits[num_instdone_bits].reg = reg;
instdone_bits[num_instdone_bits].bit = bit;
instdone_bits[num_instdone_bits].name = name;
num_instdone_bits++;
}
static void
gen3_instdone_bit(uint32_t bit, const char *name)
{
add_instdone_bit(INSTDONE, bit, name);
}
static void
gen4_instdone_bit(uint32_t bit, const char *name)
{
add_instdone_bit(INSTDONE_I965, bit, name);
}
static void
gen4_instdone1_bit(uint32_t bit, const char *name)
{
add_instdone_bit(INSTDONE_1, bit, name);
}
static void
gen6_instdone1_bit(uint32_t bit, const char *name)
{
add_instdone_bit(INSTDONE_I965, bit, name);
}
static void
gen6_instdone2_bit(uint32_t bit, const char *name)
{
add_instdone_bit(INSTDONE_1, bit, name);
}
static void
init_g965_instdone1(void)
{
gen4_instdone1_bit(I965_GW_CS_DONE_CR, "GW CS CR");
gen4_instdone1_bit(I965_SVSM_CS_DONE_CR, "SVSM CS CR");
gen4_instdone1_bit(I965_SVDW_CS_DONE_CR, "SVDW CS CR");
gen4_instdone1_bit(I965_SVDR_CS_DONE_CR, "SVDR CS CR");
gen4_instdone1_bit(I965_SVRW_CS_DONE_CR, "SVRW CS CR");
gen4_instdone1_bit(I965_SVRR_CS_DONE_CR, "SVRR CS CR");
gen4_instdone1_bit(I965_SVTW_CS_DONE_CR, "SVTW CS CR");
gen4_instdone1_bit(I965_MASM_CS_DONE_CR, "MASM CS CR");
gen4_instdone1_bit(I965_MASF_CS_DONE_CR, "MASF CS CR");
gen4_instdone1_bit(I965_MAW_CS_DONE_CR, "MAW CS CR");
gen4_instdone1_bit(I965_EM1_CS_DONE_CR, "EM1 CS CR");
gen4_instdone1_bit(I965_EM0_CS_DONE_CR, "EM0 CS CR");
gen4_instdone1_bit(I965_UC1_CS_DONE, "UC1 CS");
gen4_instdone1_bit(I965_UC0_CS_DONE, "UC0 CS");
gen4_instdone1_bit(I965_URB_CS_DONE, "URB CS");
gen4_instdone1_bit(I965_ISC_CS_DONE, "ISC CS");
gen4_instdone1_bit(I965_CL_CS_DONE, "CL CS");
gen4_instdone1_bit(I965_GS_CS_DONE, "GS CS");
gen4_instdone1_bit(I965_VS0_CS_DONE, "VS0 CS");
gen4_instdone1_bit(I965_VF_CS_DONE, "VF CS");
}
static void
init_g4x_instdone1(void)
{
gen4_instdone1_bit(G4X_BCS_DONE, "BCS");
gen4_instdone1_bit(G4X_CS_DONE, "CS");
gen4_instdone1_bit(G4X_MASF_DONE, "MASF");
gen4_instdone1_bit(G4X_SVDW_DONE, "SVDW");
gen4_instdone1_bit(G4X_SVDR_DONE, "SVDR");
gen4_instdone1_bit(G4X_SVRW_DONE, "SVRW");
gen4_instdone1_bit(G4X_SVRR_DONE, "SVRR");
gen4_instdone1_bit(G4X_ISC_DONE, "ISC");
gen4_instdone1_bit(G4X_MT_DONE, "MT");
gen4_instdone1_bit(G4X_RC_DONE, "RC");
gen4_instdone1_bit(G4X_DAP_DONE, "DAP");
gen4_instdone1_bit(G4X_MAWB_DONE, "MAWB");
gen4_instdone1_bit(G4X_MT_IDLE, "MT idle");
//gen4_instdone1_bit(G4X_GBLT_BUSY, "GBLT");
gen4_instdone1_bit(G4X_SVSM_DONE, "SVSM");
gen4_instdone1_bit(G4X_MASM_DONE, "MASM");
gen4_instdone1_bit(G4X_QC_DONE, "QC");
gen4_instdone1_bit(G4X_FL_DONE, "FL");
gen4_instdone1_bit(G4X_SC_DONE, "SC");
gen4_instdone1_bit(G4X_DM_DONE, "DM");
gen4_instdone1_bit(G4X_FT_DONE, "FT");
gen4_instdone1_bit(G4X_DG_DONE, "DG");
gen4_instdone1_bit(G4X_SI_DONE, "SI");
gen4_instdone1_bit(G4X_SO_DONE, "SO");
gen4_instdone1_bit(G4X_PL_DONE, "PL");
gen4_instdone1_bit(G4X_WIZ_DONE, "WIZ");
gen4_instdone1_bit(G4X_URB_DONE, "URB");
gen4_instdone1_bit(G4X_SF_DONE, "SF");
gen4_instdone1_bit(G4X_CL_DONE, "CL");
gen4_instdone1_bit(G4X_GS_DONE, "GS");
gen4_instdone1_bit(G4X_VS0_DONE, "VS0");
gen4_instdone1_bit(G4X_VF_DONE, "VF");
}
static void
init_gen7_instdone(void)
{
gen6_instdone1_bit(1 << 19, "GAM");
gen6_instdone1_bit(1 << 18, "GAFM");
gen6_instdone1_bit(1 << 17, "TSG");
gen6_instdone1_bit(1 << 16, "VFE");
gen6_instdone1_bit(1 << 15, "GAFS");
gen6_instdone1_bit(1 << 14, "SVG");
gen6_instdone1_bit(1 << 13, "URBM");
gen6_instdone1_bit(1 << 12, "TDG");
gen6_instdone1_bit(1 << 9, "SF");
gen6_instdone1_bit(1 << 8, "CL");
gen6_instdone1_bit(1 << 7, "SOL");
gen6_instdone1_bit(1 << 6, "GS");
gen6_instdone1_bit(1 << 5, "DS");
gen6_instdone1_bit(1 << 4, "TE");
gen6_instdone1_bit(1 << 3, "HS");
gen6_instdone1_bit(1 << 2, "VS");
gen6_instdone1_bit(1 << 1, "VF");
}
static void
init_gen75_instdone(void)
{
gen6_instdone1_bit(1 << 21, "CS");
gen6_instdone1_bit(1 << 20, "RS");
init_gen7_instdone();
}
static void
init_gen8_instdone(void)
{
gen6_instdone1_bit(1 << 23, "FBC");
gen6_instdone1_bit(1 << 22, "SDE");
init_gen75_instdone();
}
static void
init_gen11_instdone(void)
{
gen6_instdone1_bit(1 << 24, "TSG1");
gen6_instdone1_bit(1 << 11, "TDG1");
init_gen8_instdone();
}
static void
init_xehp_instdone(void)
{
gen6_instdone1_bit(GEN12_RCCFBC_CS_DONE, "RCCFBC CS");
gen6_instdone1_bit(GEN12_CS_DONE, "CS");
gen6_instdone1_bit(GEN12_RS_DONE, "RS");
gen6_instdone1_bit(GEN12_VFE_DONE, "VFE");
gen6_instdone1_bit(GEN12_VFG_DONE, "VFG");
}
static void
init_gen12_instdone(uint32_t devid)
{
gen6_instdone1_bit(GEN12_TSG1_DONE, "TSG1");
gen6_instdone1_bit(GEN12_RCCFBC_CS_DONE, "RCCFBC CS");
gen6_instdone1_bit(GEN12_SDE_DONE, "SDE");
gen6_instdone1_bit(GEN12_CS_DONE, "CS");
gen6_instdone1_bit(GEN12_RS_DONE, "RS");
gen6_instdone1_bit(GEN12_GAFD_DONE, "GAFD");
gen6_instdone1_bit(GEN12_GAFM_DONE, "GAFM");
gen6_instdone1_bit(GEN12_TSG0_DONE, "TSG0");
gen6_instdone1_bit(GEN12_VFE_DONE, "VFE");
gen6_instdone1_bit(GEN12_GAFS_DONE, "GAFS");
gen6_instdone1_bit(GEN12_SVG_DONE, "SVG");
gen6_instdone1_bit(GEN12_URBM_DONE, "URBM");
gen6_instdone1_bit(GEN12_TDG0_DONE, "TDG0");
gen6_instdone1_bit(GEN12_TDG1_DONE, "TDG1");
gen6_instdone1_bit(GEN12_SF_DONE, "SF");
gen6_instdone1_bit(GEN12_CL_DONE, "CL");
gen6_instdone1_bit(GEN12_SOL_DONE, "SOL");
gen6_instdone1_bit(GEN12_GS_DONE, "GS");
gen6_instdone1_bit(GEN12_DS_DONE, "DS");
gen6_instdone1_bit(GEN12_TE_DONE, "TE");
gen6_instdone1_bit(GEN12_HS_DONE, "HS");
gen6_instdone1_bit(GEN12_VS_DONE, "VS");
gen6_instdone1_bit(GEN12_VFG_DONE, "VFG");
}
bool
init_instdone_definitions(uint32_t devid)
{
if (intel_graphics_ver(devid) >= IP_VER(12, 50)) {
init_xehp_instdone();
} else if (IS_GEN12(devid)) {
init_gen12_instdone(devid);
} else if (IS_GEN11(devid)) {
init_gen11_instdone();
} else if (IS_GEN8(devid) || IS_GEN9(devid) || IS_GEN10(devid)) {
init_gen8_instdone();
} else if (IS_GEN7(devid)) {
init_gen7_instdone();
} else if (IS_GEN6(devid)) {
/* Now called INSTDONE_1 in the docs. */
gen6_instdone1_bit(GEN6_MA_3_DONE, "Message Arbiter 3");
gen6_instdone1_bit(GEN6_EU_32_DONE, "EU 32");
gen6_instdone1_bit(GEN6_EU_31_DONE, "EU 31");
gen6_instdone1_bit(GEN6_EU_30_DONE, "EU 30");
gen6_instdone1_bit(GEN6_MA_3_DONE, "Message Arbiter 2");
gen6_instdone1_bit(GEN6_EU_22_DONE, "EU 22");
gen6_instdone1_bit(GEN6_EU_21_DONE, "EU 21");
gen6_instdone1_bit(GEN6_EU_20_DONE, "EU 20");
gen6_instdone1_bit(GEN6_MA_3_DONE, "Message Arbiter 1");
gen6_instdone1_bit(GEN6_EU_12_DONE, "EU 12");
gen6_instdone1_bit(GEN6_EU_11_DONE, "EU 11");
gen6_instdone1_bit(GEN6_EU_10_DONE, "EU 10");
gen6_instdone1_bit(GEN6_MA_3_DONE, "Message Arbiter 0");
gen6_instdone1_bit(GEN6_EU_02_DONE, "EU 02");
gen6_instdone1_bit(GEN6_EU_01_DONE, "EU 01");
gen6_instdone1_bit(GEN6_EU_00_DONE, "EU 00");
gen6_instdone1_bit(GEN6_IC_3_DONE, "IC 3");
gen6_instdone1_bit(GEN6_IC_2_DONE, "IC 2");
gen6_instdone1_bit(GEN6_IC_1_DONE, "IC 1");
gen6_instdone1_bit(GEN6_IC_0_DONE, "IC 0");
gen6_instdone1_bit(GEN6_ISC_10_DONE, "ISC 1/0");
gen6_instdone1_bit(GEN6_ISC_32_DONE, "ISC 3/2");
gen6_instdone1_bit(GEN6_VSC_DONE, "VSC");
gen6_instdone1_bit(GEN6_IEF_DONE, "IEF");
gen6_instdone1_bit(GEN6_VFE_DONE, "VFE");
gen6_instdone1_bit(GEN6_TD_DONE, "TD");
gen6_instdone1_bit(GEN6_TS_DONE, "TS");
gen6_instdone1_bit(GEN6_GW_DONE, "GW");
gen6_instdone1_bit(GEN6_HIZ_DONE, "HIZ");
gen6_instdone1_bit(GEN6_AVS_DONE, "AVS");
/* Now called INSTDONE_2 in the docs. */
gen6_instdone2_bit(GEN6_GAM_DONE, "GAM");
gen6_instdone2_bit(GEN6_CS_DONE, "CS");
gen6_instdone2_bit(GEN6_WMBE_DONE, "WMBE");
gen6_instdone2_bit(GEN6_SVRW_DONE, "SVRW");
gen6_instdone2_bit(GEN6_RCC_DONE, "RCC");
gen6_instdone2_bit(GEN6_SVG_DONE, "SVG");
gen6_instdone2_bit(GEN6_ISC_DONE, "ISC");
gen6_instdone2_bit(GEN6_MT_DONE, "MT");
gen6_instdone2_bit(GEN6_RCPFE_DONE, "RCPFE");
gen6_instdone2_bit(GEN6_RCPBE_DONE, "RCPBE");
gen6_instdone2_bit(GEN6_VDI_DONE, "VDI");
gen6_instdone2_bit(GEN6_RCZ_DONE, "RCZ");
gen6_instdone2_bit(GEN6_DAP_DONE, "DAP");
gen6_instdone2_bit(GEN6_PSD_DONE, "PSD");
gen6_instdone2_bit(GEN6_IZ_DONE, "IZ");
gen6_instdone2_bit(GEN6_WMFE_DONE, "WMFE");
gen6_instdone2_bit(GEN6_SVSM_DONE, "SVSM");
gen6_instdone2_bit(GEN6_QC_DONE, "QC");
gen6_instdone2_bit(GEN6_FL_DONE, "FL");
gen6_instdone2_bit(GEN6_SC_DONE, "SC");
gen6_instdone2_bit(GEN6_DM_DONE, "DM");
gen6_instdone2_bit(GEN6_FT_DONE, "FT");
gen6_instdone2_bit(GEN6_DG_DONE, "DG");
gen6_instdone2_bit(GEN6_SI_DONE, "SI");
gen6_instdone2_bit(GEN6_SO_DONE, "SO");
gen6_instdone2_bit(GEN6_PL_DONE, "PL");
gen6_instdone2_bit(GEN6_VME_DONE, "VME");
gen6_instdone2_bit(GEN6_SF_DONE, "SF");
gen6_instdone2_bit(GEN6_CL_DONE, "CL");
gen6_instdone2_bit(GEN6_GS_DONE, "GS");
gen6_instdone2_bit(GEN6_VS0_DONE, "VS0");
gen6_instdone2_bit(GEN6_VF_DONE, "VF");
} else if (IS_GEN5(devid)) {
gen4_instdone_bit(ILK_ROW_0_EU_0_DONE, "Row 0, EU 0");
gen4_instdone_bit(ILK_ROW_0_EU_1_DONE, "Row 0, EU 1");
gen4_instdone_bit(ILK_ROW_0_EU_2_DONE, "Row 0, EU 2");
gen4_instdone_bit(ILK_ROW_0_EU_3_DONE, "Row 0, EU 3");
gen4_instdone_bit(ILK_ROW_1_EU_0_DONE, "Row 1, EU 0");
gen4_instdone_bit(ILK_ROW_1_EU_1_DONE, "Row 1, EU 1");
gen4_instdone_bit(ILK_ROW_1_EU_2_DONE, "Row 1, EU 2");
gen4_instdone_bit(ILK_ROW_1_EU_3_DONE, "Row 1, EU 3");
gen4_instdone_bit(ILK_ROW_2_EU_0_DONE, "Row 2, EU 0");
gen4_instdone_bit(ILK_ROW_2_EU_1_DONE, "Row 2, EU 1");
gen4_instdone_bit(ILK_ROW_2_EU_2_DONE, "Row 2, EU 2");
gen4_instdone_bit(ILK_ROW_2_EU_3_DONE, "Row 2, EU 3");
gen4_instdone_bit(ILK_VCP_DONE, "VCP");
gen4_instdone_bit(ILK_ROW_0_MATH_DONE, "Row 0 math");
gen4_instdone_bit(ILK_ROW_1_MATH_DONE, "Row 1 math");
gen4_instdone_bit(ILK_ROW_2_MATH_DONE, "Row 2 math");
gen4_instdone_bit(ILK_VC1_DONE, "VC1");
gen4_instdone_bit(ILK_ROW_0_MA_DONE, "Row 0 MA");
gen4_instdone_bit(ILK_ROW_1_MA_DONE, "Row 1 MA");
gen4_instdone_bit(ILK_ROW_2_MA_DONE, "Row 2 MA");
gen4_instdone_bit(ILK_ROW_0_ISC_DONE, "Row 0 ISC");
gen4_instdone_bit(ILK_ROW_1_ISC_DONE, "Row 1 ISC");
gen4_instdone_bit(ILK_ROW_2_ISC_DONE, "Row 2 ISC");
gen4_instdone_bit(ILK_VFE_DONE, "VFE");
gen4_instdone_bit(ILK_TD_DONE, "TD");
gen4_instdone_bit(ILK_SVTS_DONE, "SVTS");
gen4_instdone_bit(ILK_TS_DONE, "TS");
gen4_instdone_bit(ILK_GW_DONE, "GW");
gen4_instdone_bit(ILK_AI_DONE, "AI");
gen4_instdone_bit(ILK_AC_DONE, "AC");
gen4_instdone_bit(ILK_AM_DONE, "AM");
init_g4x_instdone1();
} else if (IS_GEN4(devid)) {
gen4_instdone_bit(I965_ROW_0_EU_0_DONE, "Row 0, EU 0");
gen4_instdone_bit(I965_ROW_0_EU_1_DONE, "Row 0, EU 1");
gen4_instdone_bit(I965_ROW_0_EU_2_DONE, "Row 0, EU 2");
gen4_instdone_bit(I965_ROW_0_EU_3_DONE, "Row 0, EU 3");
gen4_instdone_bit(I965_ROW_1_EU_0_DONE, "Row 1, EU 0");
gen4_instdone_bit(I965_ROW_1_EU_1_DONE, "Row 1, EU 1");
gen4_instdone_bit(I965_ROW_1_EU_2_DONE, "Row 1, EU 2");
gen4_instdone_bit(I965_ROW_1_EU_3_DONE, "Row 1, EU 3");
gen4_instdone_bit(I965_SF_DONE, "Strips and Fans");
gen4_instdone_bit(I965_SE_DONE, "Setup Engine");
gen4_instdone_bit(I965_WM_DONE, "Windowizer");
gen4_instdone_bit(I965_DISPATCHER_DONE, "Dispatcher");
gen4_instdone_bit(I965_PROJECTION_DONE, "Projection and LOD");
gen4_instdone_bit(I965_DG_DONE, "Dependent address generator");
gen4_instdone_bit(I965_QUAD_CACHE_DONE, "Texture fetch");
gen4_instdone_bit(I965_TEXTURE_FETCH_DONE, "Texture fetch");
gen4_instdone_bit(I965_TEXTURE_DECOMPRESS_DONE, "Texture decompress");
gen4_instdone_bit(I965_SAMPLER_CACHE_DONE, "Sampler cache");
gen4_instdone_bit(I965_FILTER_DONE, "Filtering");
gen4_instdone_bit(I965_BYPASS_DONE, "Bypass FIFO");
gen4_instdone_bit(I965_PS_DONE, "Pixel shader");
gen4_instdone_bit(I965_CC_DONE, "Color calculator");
gen4_instdone_bit(I965_MAP_FILTER_DONE, "Map filter");
gen4_instdone_bit(I965_MAP_L2_IDLE, "Map L2");
gen4_instdone_bit(I965_MA_ROW_0_DONE, "Message Arbiter row 0");
gen4_instdone_bit(I965_MA_ROW_1_DONE, "Message Arbiter row 1");
gen4_instdone_bit(I965_IC_ROW_0_DONE, "Instruction cache row 0");
gen4_instdone_bit(I965_IC_ROW_1_DONE, "Instruction cache row 1");
gen4_instdone_bit(I965_CP_DONE, "Command Processor");
if (IS_G4X(devid)) {
init_g4x_instdone1();
} else {
init_g965_instdone1();
}
} else if (IS_GEN3(devid)) {
gen3_instdone_bit(IDCT_DONE, "IDCT");
gen3_instdone_bit(IQ_DONE, "IQ");
gen3_instdone_bit(PR_DONE, "PR");
gen3_instdone_bit(VLD_DONE, "VLD");
gen3_instdone_bit(IP_DONE, "Instruction parser");
gen3_instdone_bit(FBC_DONE, "Framebuffer Compression");
gen3_instdone_bit(BINNER_DONE, "Binner");
gen3_instdone_bit(SF_DONE, "Strips and fans");
gen3_instdone_bit(SE_DONE, "Setup engine");
gen3_instdone_bit(WM_DONE, "Windowizer");
gen3_instdone_bit(IZ_DONE, "Intermediate Z");
gen3_instdone_bit(PERSPECTIVE_INTERP_DONE, "Perspective interpolation");
gen3_instdone_bit(DISPATCHER_DONE, "Dispatcher");
gen3_instdone_bit(PROJECTION_DONE, "Projection and LOD");
gen3_instdone_bit(DEPENDENT_ADDRESS_DONE, "Dependent address calculation");
gen3_instdone_bit(TEXTURE_FETCH_DONE, "Texture fetch");
gen3_instdone_bit(TEXTURE_DECOMPRESS_DONE, "Texture decompression");
gen3_instdone_bit(SAMPLER_CACHE_DONE, "Sampler Cache");
gen3_instdone_bit(FILTER_DONE, "Filtering");
gen3_instdone_bit(BYPASS_FIFO_DONE, "Bypass FIFO");
gen3_instdone_bit(PS_DONE, "Pixel shader");
gen3_instdone_bit(CC_DONE, "Color calculator");
gen3_instdone_bit(MAP_FILTER_DONE, "Map filter");
gen3_instdone_bit(MAP_L2_IDLE, "Map L2");
} else if (IS_GEN2(devid)) {
gen3_instdone_bit(I830_GMBUS_DONE, "GMBUS");
gen3_instdone_bit(I830_FBC_DONE, "FBC");
gen3_instdone_bit(I830_BINNER_DONE, "BINNER");
gen3_instdone_bit(I830_MPEG_DONE, "MPEG");
gen3_instdone_bit(I830_MECO_DONE, "MECO");
gen3_instdone_bit(I830_MCD_DONE, "MCD");
gen3_instdone_bit(I830_MCSTP_DONE, "MCSTP");
gen3_instdone_bit(I830_CC_DONE, "CC");
gen3_instdone_bit(I830_DG_DONE, "DG");
gen3_instdone_bit(I830_DCMP_DONE, "DCMP");
gen3_instdone_bit(I830_FTCH_DONE, "FTCH");
gen3_instdone_bit(I830_IT_DONE, "IT");
gen3_instdone_bit(I830_MG_DONE, "MG");
gen3_instdone_bit(I830_MEC_DONE, "MEC");
gen3_instdone_bit(I830_PC_DONE, "PC");
gen3_instdone_bit(I830_QCC_DONE, "QCC");
gen3_instdone_bit(I830_TB_DONE, "TB");
gen3_instdone_bit(I830_WM_DONE, "WM");
gen3_instdone_bit(I830_EF_DONE, "EF");
gen3_instdone_bit(I830_BLITTER_DONE, "Blitter");
gen3_instdone_bit(I830_MAP_L2_DONE, "Map L2 cache");
gen3_instdone_bit(I830_SECONDARY_RING_3_DONE, "Secondary ring 3");
gen3_instdone_bit(I830_SECONDARY_RING_2_DONE, "Secondary ring 2");
gen3_instdone_bit(I830_SECONDARY_RING_1_DONE, "Secondary ring 1");
gen3_instdone_bit(I830_SECONDARY_RING_0_DONE, "Secondary ring 0");
gen3_instdone_bit(I830_PRIMARY_RING_1_DONE, "Primary ring 1");
gen3_instdone_bit(I830_PRIMARY_RING_0_DONE, "Primary ring 0");
} else
return false;
return true;
}
|