1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461
|
/*
* Copyright © 2019 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
* IN THE SOFTWARE.
*
* Authors: Simon Ser <simon.ser@intel.com>
*/
#ifndef IGT_EDID_H
#define IGT_EDID_H
#include "config.h"
#include <stdint.h>
#include <stddef.h>
#include <xf86drmMode.h>
#define EDID_BLOCK_SIZE 128
/**
* est_timings: set of established timings
*/
struct est_timings {
uint8_t t1;
uint8_t t2;
uint8_t mfg_rsvd;
} __attribute__((packed));
#define STD_TIMINGS_LEN 8
enum std_timing_aspect {
STD_TIMING_16_10 = 0b00,
STD_TIMING_4_3 = 0b01,
STD_TIMING_5_4 = 0b10,
STD_TIMING_16_9 = 0b11,
};
/**
* std_timing: a standard timing
*/
struct std_timing {
uint8_t hsize;
uint8_t vfreq_aspect;
} __attribute__((packed));
#define DETAILED_TIMINGS_LEN 4
#define EDID_PT_INTERLACED (1 << 7)
#define EDID_PT_STEREO (1 << 5)
/* Sync type */
#define EDID_PT_SYNC_ANALOG (0b00 << 3)
#define EDID_PT_SYNC_DIGITAL_COMPOSITE (0b10 << 3)
#define EDID_PT_SYNC_DIGITAL_SEPARATE (0b11 << 3)
/* Applies to EDID_PT_SYNC_DIGITAL_SEPARATE only */
#define EDID_PT_VSYNC_POSITIVE (1 << 2)
#define EDID_PT_HSYNC_POSITIVE (1 << 1)
struct detailed_pixel_timing {
uint8_t hactive_lo;
uint8_t hblank_lo;
uint8_t hactive_hblank_hi;
uint8_t vactive_lo;
uint8_t vblank_lo;
uint8_t vactive_vblank_hi;
uint8_t hsync_offset_lo;
uint8_t hsync_pulse_width_lo;
uint8_t vsync_offset_pulse_width_lo;
uint8_t hsync_vsync_offset_pulse_width_hi;
uint8_t width_mm_lo;
uint8_t height_mm_lo;
uint8_t width_height_mm_hi;
uint8_t hborder;
uint8_t vborder;
uint8_t misc; /* EDID_PT_* */
} __attribute__((packed));
struct detailed_data_string {
char str[13];
} __attribute__((packed));
struct detailed_data_monitor_range {
uint8_t min_vfreq;
uint8_t max_vfreq;
uint8_t min_hfreq_khz;
uint8_t max_hfreq_khz;
uint8_t pixel_clock_mhz; /* need to multiply by 10 */
uint8_t flags;
union {
char pad[7];
struct {
uint8_t reserved;
uint8_t hfreq_start_khz; /* need to multiply by 2 */
uint8_t c; /* need to divide by 2 */
uint8_t m[2];
uint8_t k;
uint8_t j; /* need to divide by 2 */
} __attribute__((packed)) gtf2;
struct {
uint8_t version;
uint8_t data1; /* high 6 bits: extra clock resolution */
uint8_t data2; /* plus low 2 of above: max hactive */
uint8_t supported_aspects;
uint8_t flags; /* preferred aspect and blanking support */
uint8_t supported_scalings;
uint8_t preferred_refresh;
} __attribute__((packed)) cvt;
} formula;
} __attribute__((packed));
enum detailed_non_pixel_type {
EDID_DETAIL_EST_TIMINGS = 0xf7,
EDID_DETAIL_CVT_3BYTE = 0xf8,
EDID_DETAIL_COLOR_MGMT_DATA = 0xf9,
EDID_DETAIL_STD_MODES = 0xfa,
EDID_DETAIL_MONITOR_CPDATA = 0xfb,
EDID_DETAIL_MONITOR_NAME = 0xfc,
EDID_DETAIL_MONITOR_RANGE = 0xfd,
EDID_DETAIL_MONITOR_STRING = 0xfe,
EDID_DETAIL_MONITOR_SERIAL = 0xff,
};
struct detailed_non_pixel {
uint8_t pad1;
uint8_t type; /* enum detailed_non_pixel_type */
uint8_t pad2;
union {
struct detailed_data_string str;
struct detailed_data_monitor_range range;
struct detailed_data_string string;
/* TODO: other types */
} data;
} __attribute__((packed));
struct detailed_timing {
uint8_t pixel_clock[2]; /* need to multiply by 10 KHz, zero if not a pixel timing */
union {
struct detailed_pixel_timing pixel_data;
struct detailed_non_pixel other_data;
} data;
} __attribute__((packed));
enum cea_sad_format {
CEA_SAD_FORMAT_PCM = 1,
CEA_SAD_FORMAT_AC3 = 2,
CEA_SAD_FORMAT_MPEG1 = 3, /* Layers 1 & 2 */
CEA_SAD_FORMAT_MP3 = 4,
CEA_SAD_FORMAT_MPEG2 = 5,
CEA_SAD_FORMAT_AAC = 6,
CEA_SAD_FORMAT_DTS = 7,
CEA_SAD_FORMAT_ATRAC = 8,
CEA_SAD_FORMAT_SACD = 9, /* One-bit audio */
CEA_SAD_FORMAT_DD_PLUS = 10,
CEA_SAD_FORMAT_DTS_HD = 11,
CEA_SAD_FORMAT_DOLBY = 12, /* MLP/Dolby TrueHD */
CEA_SAD_FORMAT_DST = 13,
CEA_SAD_FORMAT_WMA = 14, /* Microsoft WMA Pro */
};
enum cea_sad_sampling_rate {
CEA_SAD_SAMPLING_RATE_32KHZ = 1 << 0,
CEA_SAD_SAMPLING_RATE_44KHZ = 1 << 1,
CEA_SAD_SAMPLING_RATE_48KHZ = 1 << 2,
CEA_SAD_SAMPLING_RATE_88KHZ = 1 << 3,
CEA_SAD_SAMPLING_RATE_96KHZ = 1 << 4,
CEA_SAD_SAMPLING_RATE_176KHZ = 1 << 5,
CEA_SAD_SAMPLING_RATE_192KHZ = 1 << 6,
};
/* for PCM only */
enum cea_sad_pcm_sample_size {
CEA_SAD_SAMPLE_SIZE_16 = 1 << 0,
CEA_SAD_SAMPLE_SIZE_20 = 1 << 1,
CEA_SAD_SAMPLE_SIZE_24 = 1 << 2,
};
/* Short Audio Descriptor */
struct cea_sad {
uint8_t format_channels;
uint8_t sampling_rates;
uint8_t bitrate;
} __attribute__((packed));
/* Indicates that a Short Video Descriptor is native */
#define CEA_SVD_NATIVE (1 << 7)
enum hdmi_vsdb_flags1 {
HDMI_VSDB_DVI_DUAL = 1 << 0,
HDMI_VSDB_DC_Y444 = 1 << 3, /* supports YCbCr 4:4:4 */
HDMI_VSDB_DC_30BIT = 1 << 4, /* 30 bits per pixel */
HDMI_VSDB_DC_36BIT = 1 << 5, /* 36 bits per pixel */
HDMI_VSDB_DC_48BIT = 1 << 6, /* 48 bits per pixel */
HDMI_VSDB_SUPPORTS_AI = 1 << 7, /* supports ACP, ISRC1 or ISRC2 packets */
};
enum hdmi_vsdb_flags2 {
HDMI_VSDB_CNC_GRAPHICS = 1 << 0,
HDMI_VSDB_CNC_PHOTO = 1 << 1,
HDMI_VSDB_CNC_CINEMA = 1 << 2,
HDMI_VSDB_CNC_GAME = 1 << 3,
HDMI_VSDB_VIDEO_PRESENT = 1 << 5,
HDMI_VSDB_INTERLACED_LATENCY_PRESENT = 1 << 6,
HDMI_VSDB_LATENCY_PRESENT = 1 << 7,
};
enum hdmi_vsdb_video_flags {
HDMI_VSDB_VIDEO_3D_STRUCT_PRESENT = 0b01 << 5,
HDMI_VSDB_VIDEO_3D_STRUCT_MASK_PRESENT = 0b10 << 5,
HDMI_VSDB_VIDEO_3D_PRESENT = 1 << 7,
};
/* HDMI's IEEE Registration Identifier */
extern const uint8_t hdmi_ieee_oui[3];
/* HDMI Vendor-Specific Data Block (defined in the HDMI spec) */
struct hdmi_vsdb {
uint8_t src_phy_addr[2]; /* source physical address */
/* Extension fields */
uint8_t flags1; /* enum hdmi_vsdb_flags1 */
uint8_t max_tdms_clock; /* multiply by 5MHz */
uint8_t flags2; /* enum hdmi_vsdb_flags2 */
uint8_t data[]; /* latency, misc, VIC, 3D */
} __attribute__((packed));
#define HDMI_VSDB_MIN_SIZE 2 /* just the source physical address */
#define HDMI_VSDB_MAX_SIZE 28
#define CEA_VSDB_HEADER_SIZE 3 /* IEEE OUI */
#define CEA_VSDB_HDMI_MIN_SIZE (CEA_VSDB_HEADER_SIZE + HDMI_VSDB_MIN_SIZE)
#define CEA_VSDB_HDMI_MAX_SIZE (CEA_VSDB_HEADER_SIZE + HDMI_VSDB_MAX_SIZE)
/* Vendor-Specific Data Block */
struct cea_vsdb {
uint8_t ieee_oui[3]; /* 24-bit IEEE Registration Identifier, LSB */
union {
struct hdmi_vsdb hdmi;
} data;
} __attribute__((packed));
enum cea_speaker_alloc_item {
CEA_SPEAKER_FRONT_LEFT_RIGHT = 1 << 0,
CEA_SPEAKER_LFE = 1 << 1,
CEA_SPEAKER_FRONT_CENTER = 1 << 2,
CEA_SPEAKER_REAR_LEFT_RIGHT = 1 << 3,
CEA_SPEAKER_REAR_CENTER = 1 << 4,
CEA_SPEAKER_FRONT_LEFT_RIGHT_CENTER = 1 << 5,
CEA_SPEAKER_REAR_LEFT_RIGHT_CENTER = 1 << 6,
};
struct cea_speaker_alloc {
uint8_t speakers; /* enum cea_speaker_alloc_item */
uint8_t reserved[2];
} __attribute__((packed));
enum edid_cea_data_type {
EDID_CEA_DATA_AUDIO = 1,
EDID_CEA_DATA_VIDEO = 2,
EDID_CEA_DATA_VENDOR_SPECIFIC = 3,
EDID_CEA_DATA_SPEAKER_ALLOC = 4,
};
struct edid_cea_data_block {
uint8_t type_len; /* type is from enum edid_cea_data_type */
union {
struct cea_sad sads[0];
uint8_t svds[0]; /* Short Video Descriptors */
struct cea_vsdb vsdbs[0];
struct cea_speaker_alloc speakers[0];
} data;
} __attribute__((packed));
enum edid_cea_flag {
EDID_CEA_YCBCR422 = 1 << 4,
EDID_CEA_YCBCR444 = 1 << 5,
EDID_CEA_BASIC_AUDIO = 1 << 6,
EDID_CEA_UNDERSCAN = 1 << 7,
};
struct edid_cea {
uint8_t revision;
uint8_t dtd_start;
uint8_t misc;
char data[123]; /* DBC & DTD collection, padded with zeros */
uint8_t checksum;
} __attribute__((packed));
enum dispid_tile_caps {
DISPID_SINGLE_PHYSICAL_ENCLOSURE = 1 << 7,
DISPID_BEZEL_INFORMATION_PRESENT = 1 << 6,
DISPID_MULTI_TILE_UNKNOWN = 0 << 3,
DISPID_MULTI_TILE_AT_TILE_LOCATION = 1 << 3,
DISPID_SINGLE_TILE_UNKNOWN = 0 << 0,
DISPID_SINGLE_TILE_AT_TILE_LOCATION = 1 << 0,
DISPID_SINGLE_TILE_SCALED_FULLSCREEN = 2 << 0,
DISPID_SINGLE_TILE_CLONED_TO_ALL_TILES = 3 << 0,
};
struct dispid_header {
uint8_t rev;
uint8_t num_bytes;
uint8_t prod_id;
uint8_t ext_count;
} __attribute__((packed));
struct dispid_block_header {
uint8_t tag;
uint8_t rev;
uint8_t num_bytes;
} __attribute__((packed));
struct dispid_tiled_block {
uint8_t tile_caps;
uint8_t topo[3];
uint8_t tile_size[4];
uint8_t tile_pixel_bezel[5];
uint8_t topology_id[9];
} __attribute__((packed));
struct edid_dispid {
struct dispid_header header;
char data[122];
uint8_t checksum;
} __attribute__((packed));
enum edid_ext_tag {
EDID_EXT_CEA = 0x02,
EDID_EXT_DISPLAYID = 0x70,
};
struct edid_tile {
uint8_t header[7];
uint8_t tile_cap;
uint8_t topo[3];
uint8_t tile_size[4];
uint8_t tile_pixel_bezel[5];
uint8_t topology_id[9];
uint8_t data[96];
uint8_t extension_checksum;
uint8_t checksum;
} __attribute__((packed));
enum edid_tile_cap {
SCALE_TO_FIT = 0x82,
};
struct edid_ext {
uint8_t tag; /* enum edid_ext_tag */
union {
struct edid_cea cea;
struct edid_tile tile;
struct edid_dispid dispid;
} data;
} __attribute__((packed));
struct edid {
char header[8];
/* Vendor & product info */
uint8_t mfg_id[2];
uint8_t prod_code[2];
uint8_t serial[4];
uint8_t mfg_week;
uint8_t mfg_year;
/* EDID version */
uint8_t version;
uint8_t revision;
/* Display info: */
uint8_t input;
uint8_t width_cm;
uint8_t height_cm;
uint8_t gamma;
uint8_t features;
/* Color characteristics */
uint8_t red_green_lo;
uint8_t blue_white_lo;
uint8_t red_x;
uint8_t red_y;
uint8_t green_x;
uint8_t green_y;
uint8_t blue_x;
uint8_t blue_y;
uint8_t white_x;
uint8_t white_y;
/* Est. timings and mfg rsvd timings*/
struct est_timings established_timings;
/* Standard timings 1-8*/
struct std_timing standard_timings[STD_TIMINGS_LEN];
/* Detailing timings 1-4 */
struct detailed_timing detailed_timings[DETAILED_TIMINGS_LEN];
/* Number of 128 byte ext. blocks */
uint8_t extensions_len;
uint8_t checksum;
struct edid_ext extensions[];
} __attribute__((packed));
void edid_init(struct edid *edid);
void edid_init_with_mode(struct edid *edid, drmModeModeInfo *mode);
void edid_update_checksum(struct edid *edid);
void base_edid_update_checksum(struct edid *edid);
size_t edid_get_size(const struct edid *edid);
void edid_get_mfg(const struct edid *edid, char out[static 3]);
uint8_t edid_get_deep_color_from_vsdb(const struct edid *edid);
uint8_t edid_get_bit_depth_from_vid(const struct edid *edid);
void std_timing_set(struct std_timing *st, int hsize, int vfreq,
enum std_timing_aspect aspect);
void detailed_timing_set_mode(struct detailed_timing *dt, drmModeModeInfo *mode,
int width_mm, int height_mm);
void detailed_timing_set_monitor_range_mode(struct detailed_timing *dt,
drmModeModeInfo *mode);
void detailed_timing_set_string(struct detailed_timing *dt,
enum detailed_non_pixel_type type,
const char *str);
void cea_sad_init_pcm(struct cea_sad *sad, int channels,
uint8_t sampling_rates, uint8_t sample_sizes);
const struct cea_vsdb *cea_vsdb_get_hdmi_default(size_t *size);
size_t edid_cea_data_block_set_sad(struct edid_cea_data_block *block,
const struct cea_sad *sads, size_t sads_len);
size_t edid_cea_data_block_set_svd(struct edid_cea_data_block *block,
const uint8_t *svds, size_t svds_len);
size_t edid_cea_data_block_set_vsdb(struct edid_cea_data_block *block,
const struct cea_vsdb *vsdb, size_t vsdb_size);
size_t edid_cea_data_block_set_hdmi_vsdb(struct edid_cea_data_block *block,
const struct hdmi_vsdb *hdmi,
size_t hdmi_size);
size_t edid_cea_data_block_set_speaker_alloc(struct edid_cea_data_block *block,
const struct cea_speaker_alloc *speakers);
void edid_ext_set_cea(struct edid_ext *ext, size_t data_blocks_size,
uint8_t num_native_dtds, uint8_t flags);
void edid_ext_set_displayid(struct edid_ext *ext);
void *edid_ext_dispid(struct edid_ext *ext);
void *dispid_init(void *ptr);
void *dispid_done(struct dispid_header *dispid, void *ptr);
void *dispid_block_tiled(void *ptr,
int num_htiles, int num_vtiles,
int htile, int vtile,
int hsize, int vsize,
const char *topology_id);
void edid_get_monitor_name(const struct edid *edid, char *name, size_t name_size);
#endif
|