1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259
|
/*
* Copyright © 2013 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
* IN THE SOFTWARE.
*
* Authors:
* Damien Lespiau <damien.lespiau@intel.com>
* Xiang, Haihao <haihao.xiang@intel.com>
*/
/*
* This file is a basic test for the gpgpu_fill() function, a very simple
* workload for the GPGPU pipeline.
*/
#include <stdbool.h>
#include <unistd.h>
#include <stdlib.h>
#include <sys/ioctl.h>
#include <stdio.h>
#include <string.h>
#include <fcntl.h>
#include <inttypes.h>
#include <errno.h>
#include <sys/stat.h>
#include <sys/time.h>
#include "drm.h"
#include "i915/gem.h"
#include "igt.h"
#include "igt_collection.h"
#include "intel_bufops.h"
#include "i915/intel_memory_region.h"
/**
* TEST: gem gpgpu fill
* Category: Core
* Mega feature: Compute
* Sub-category: GPGPU tests
* Functionality: gpgpu_fill
* Test category: GEM_Legacy
* Feature: compute
*
* SUBTEST: basic
* Description: run gpgpu fill
*
* SUBTEST: offset-16x16
* Description: run gpgpu fill with <x,y> start position == <16,16>
*/
#define WIDTH 64
#define HEIGHT 64
#define STRIDE (WIDTH)
#define SIZE (HEIGHT*STRIDE)
#define COLOR_88 0x88
#define COLOR_4C 0x4c
static bool dump_surface;
static uint32_t surfwidth = WIDTH;
static uint32_t surfheight = HEIGHT;
static uint32_t start_x;
static uint32_t start_y;
typedef struct {
int drm_fd;
uint32_t devid;
struct buf_ops *bops;
} data_t;
static struct intel_buf *
create_buf(data_t *data, int width, int height, uint8_t color, uint32_t region)
{
struct intel_buf *buf;
uint8_t *ptr;
int i;
buf = calloc(1, sizeof(*buf));
igt_assert(buf);
/*
* Legacy code uses 32 bpp after buffer creation.
* Let's do the same due to keep shader intact.
*/
intel_buf_init_in_region(data->bops, buf, width/4, height, 32, 0,
I915_TILING_NONE, 0, region);
ptr = gem_mmap__cpu_coherent(data->drm_fd, buf->handle, 0,
buf->surface[0].size, PROT_WRITE);
for (i = 0; i < buf->surface[0].size; i++)
ptr[i] = color;
munmap(ptr, buf->surface[0].size);
return buf;
}
static void buf_check(uint8_t *ptr, int width, int x, int y, uint8_t color)
{
uint8_t val;
val = ptr[y * width + x];
igt_assert_f(val == color,
"Expected 0x%02x, found 0x%02x at (%d,%d)\n",
color, val, x, y);
}
static void gpgpu_fill(data_t *data, igt_fillfunc_t fill, uint32_t region,
uint32_t surf_width, uint32_t surf_height,
uint32_t x, uint32_t y,
uint32_t width, uint32_t height)
{
struct intel_buf *buf;
uint8_t *ptr;
int i, j;
buf = create_buf(data, surf_width, surf_height, COLOR_88, region);
ptr = gem_mmap__device_coherent(data->drm_fd, buf->handle, 0,
buf->surface[0].size, PROT_READ);
for (i = 0; i < surf_width; i++)
for (j = 0; j < surf_height; j++)
buf_check(ptr, surf_width, i, j, COLOR_88);
fill(data->drm_fd, buf, x, y, width, height, COLOR_4C);
if (dump_surface) {
for (j = 0; j < surf_height; j++) {
igt_info("[%04x] ", j);
for (i = 0; i < surf_width; i++) {
igt_info("%02x", ptr[j * surf_height + i]);
if (i % 4 == 3)
igt_info(" ");
}
igt_info("\n");
}
}
for (i = 0; i < surf_width; i++)
for (j = 0; j < surf_height; j++)
if (i >= x && i < width + x &&
j >= y && j < height + y)
buf_check(ptr, surf_width, i, j, COLOR_4C);
else
buf_check(ptr, surf_height, i, j, COLOR_88);
munmap(ptr, buf->surface[0].size);
}
static int opt_handler(int opt, int opt_index, void *data)
{
switch (opt) {
case 'd':
dump_surface = true;
break;
case 'W':
surfwidth = atoi(optarg);
break;
case 'H':
surfheight = atoi(optarg);
break;
case 'X':
start_x = atoi(optarg);
break;
case 'Y':
start_y = atoi(optarg);
break;
default:
return IGT_OPT_HANDLER_ERROR;
}
return IGT_OPT_HANDLER_SUCCESS;
}
const char *help_str =
" -d\tDump surface\n"
" -W\tWidth (default 64)\n"
" -H\tHeight (default 64)\n"
" -X\tX start (aligned to 4)\n"
" -Y\tY start (aligned to 1)\n"
;
igt_main_args("dW:H:X:Y:", NULL, help_str, opt_handler, NULL)
{
data_t data = {0, };
igt_fillfunc_t fill_fn = NULL;
struct drm_i915_query_memory_regions *region_info;
struct igt_collection *region_set;
igt_fixture {
data.drm_fd = drm_open_driver_render(DRIVER_INTEL);
data.devid = intel_get_drm_devid(data.drm_fd);
igt_require_gem(data.drm_fd);
data.bops = buf_ops_create(data.drm_fd);
fill_fn = igt_get_gpgpu_fillfunc(data.devid);
igt_require_f(fill_fn, "no gpgpu-fill function\n");
region_info = gem_get_query_memory_regions(data.drm_fd);
igt_assert(region_info);
region_set = get_memory_region_set(region_info,
I915_SYSTEM_MEMORY,
I915_DEVICE_MEMORY);
start_x = ALIGN(start_x, 16);
}
igt_subtest_with_dynamic("basic") {
struct igt_collection *region;
for_each_combination(region, 1, region_set) {
char *name = memregion_dynamic_subtest_name(region);
uint32_t id = igt_collection_get_value(region, 0);
igt_dynamic(name)
gpgpu_fill(&data, fill_fn, id,
surfwidth, surfheight,
start_x, start_y,
surfwidth / 2,
surfheight / 2);
free(name);
}
}
igt_subtest("offset-16x16") {
gpgpu_fill(&data, fill_fn, 0,
surfwidth, surfheight,
16, 16,
surfwidth / 2,
surfheight / 2);
}
igt_fixture {
igt_collection_destroy(region_set);
free(region_info);
buf_ops_destroy(data.bops);
}
}
|