1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370
|
/*
* Copyright © 2008 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
* IN THE SOFTWARE.
*
* Authors:
* Eric Anholt <eric@anholt.net>
*
*/
#include "igt.h"
#include <unistd.h>
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <fcntl.h>
#include <inttypes.h>
#include <errno.h>
#include <sys/stat.h>
#include <sys/ioctl.h>
#include "drm.h"
#include "i915/gem_create.h"
/**
* TEST: gem mmap
* Description: Basic MMAP IOCTL tests for memory regions.
* Category: Core
* Mega feature: General Core features
* Sub-category: Memory management tests
* Functionality: mapping
* Feature: mapping
*
* SUBTEST: bad-object
* Description: Verify mapping to invalid gem objects won't be created.
*
* SUBTEST: bad-offset
* Description: Verify mapping to gem object with invalid offset won't be created.
*
* SUBTEST: bad-size
* Description: Verify mapping to gem object with invalid size won't be created.
*
* SUBTEST: basic
* Description:
* Test basics of newly mapped gem object like default content, write and read
* coherency, mapping existence after gem_close and unmapping.
*
* SUBTEST: basic-small-bo
* Description:
* Test the write read coherency and simultaneous access of different pages
* of a small buffer object.
*
* SUBTEST: big-bo
* Description:
* Test the write read coherency and simultaneous access of different pages
* of a big buffer object.
*
* SUBTEST: huge-bo
* Description:
* Test the write read coherency and simultaneous access of different pages
* of a huge buffer object.
*
* SUBTEST: pf-nonblock
* Description:
* Verify that GTT page faults are asynchronous to GPU rendering and completes
* within a specific time.
*
* SUBTEST: short-mmap
* Description: Map small buffer object though direct CPU access, bypassing GPU.
*
* SUBTEST: swap-bo
* Description:
* Test the write read coherency and simultaneous access of different pages
* while swapping buffer object.
*/
IGT_TEST_DESCRIPTION("Basic MMAP IOCTL tests for memory regions.");
#define OBJECT_SIZE 16384
#define PAGE_SIZE 4096
int fd;
static void
test_huge_bo(int huge)
{
uint64_t huge_object_size, last_offset, i;
unsigned check = CHECK_RAM;
char *ptr_cpu;
char *cpu_pattern;
uint32_t bo;
int loop;
switch (huge) {
case -1:
huge_object_size = gem_mappable_aperture_size(fd) / 2;
break;
case 0:
huge_object_size = gem_mappable_aperture_size(fd) + PAGE_SIZE;
break;
case 1:
huge_object_size = gem_aperture_size(fd) + PAGE_SIZE;
break;
case 2:
huge_object_size = (igt_get_total_ram_mb() + 1) << 20;
check |= CHECK_SWAP;
break;
default:
return;
}
igt_require_memory(1, huge_object_size, check);
last_offset = huge_object_size - PAGE_SIZE;
cpu_pattern = malloc(PAGE_SIZE);
igt_assert(cpu_pattern);
for (i = 0; i < PAGE_SIZE; i++)
cpu_pattern[i] = i;
bo = gem_create(fd, huge_object_size);
/* Obtain CPU mapping for the object. */
ptr_cpu = __gem_mmap__cpu(fd, bo, 0, huge_object_size,
PROT_READ | PROT_WRITE);
igt_require(ptr_cpu);
gem_set_domain(fd, bo, I915_GEM_DOMAIN_CPU, I915_GEM_DOMAIN_CPU);
gem_close(fd, bo);
igt_debug("Exercising %'llu bytes\n", (long long)huge_object_size);
loop = 0;
do {
/* Write first page through the mapping and
* assert reading it back works.
*/
memcpy(ptr_cpu, cpu_pattern, PAGE_SIZE);
igt_assert(memcmp(ptr_cpu, cpu_pattern, PAGE_SIZE) == 0);
memset(ptr_cpu, 0xcc, PAGE_SIZE);
/* Write last page through the mapping and
* assert reading it back works.
*/
memcpy(ptr_cpu + last_offset, cpu_pattern, PAGE_SIZE);
igt_assert(memcmp(ptr_cpu + last_offset, cpu_pattern, PAGE_SIZE) == 0);
memset(ptr_cpu + last_offset, 0xcc, PAGE_SIZE);
/* Cross check that accessing two simultaneous pages works. */
igt_assert(memcmp(ptr_cpu, ptr_cpu + last_offset, PAGE_SIZE) == 0);
/* Force every page to be faulted and retest */
for (i = 0; i < huge_object_size; i += 4096)
ptr_cpu[i] = i >> 12;
} while (loop++ == 0);
munmap(ptr_cpu, huge_object_size);
free(cpu_pattern);
}
static void
test_pf_nonblock(int i915)
{
igt_spin_t *spin;
uint32_t *ptr;
uint64_t ahnd = get_reloc_ahnd(i915, 0);
spin = igt_spin_new(i915, .ahnd = ahnd);
igt_set_timeout(1, "initial pagefaulting did not complete within 1s");
ptr = gem_mmap__cpu(i915, spin->handle, 0, 4096, PROT_WRITE);
ptr[256] = 0;
munmap(ptr, 4096);
igt_reset_timeout();
igt_spin_free(i915, spin);
put_ahnd(ahnd);
}
static int mmap_ioctl(int i915, struct drm_i915_gem_mmap *arg)
{
int err = 0;
if (igt_ioctl(i915, DRM_IOCTL_I915_GEM_MMAP, arg))
err = -errno;
errno = 0;
return err;
}
igt_main
{
uint8_t expected[OBJECT_SIZE];
uint8_t buf[OBJECT_SIZE];
uint8_t *addr;
igt_fixture {
fd = drm_open_driver(DRIVER_INTEL);
igt_require(gem_has_legacy_mmap(fd));
}
igt_describe("Verify mapping to invalid gem objects won't be created.");
igt_subtest("bad-object") {
uint32_t real_handle = gem_create(fd, 4096);
uint32_t handles[20];
size_t i = 0, len;
handles[i++] = 0xdeadbeef;
for(int bit = 0; bit < 16; bit++)
handles[i++] = real_handle | (1 << (bit + 16));
handles[i++] = real_handle + 1;
len = i;
for (i = 0; i < len; ++i) {
struct drm_i915_gem_mmap arg = {
.handle = handles[i],
.size = 4096,
};
igt_debug("Trying MMAP IOCTL with handle %x\n", handles[i]);
igt_assert_eq(mmap_ioctl(fd, &arg), -ENOENT);
}
gem_close(fd, real_handle);
}
igt_describe("Verify mapping to gem object with invalid offset won't be created.");
igt_subtest("bad-offset") {
struct bad_offset {
uint64_t size;
uint64_t offset;
} bad_offsets[] = {
{4096, 4096 + 1},
{4096, -4096},
{ 2 * 4096, -4096},
{ 4096, ~0},
{}
};
for (int i = 0; i < ARRAY_SIZE(bad_offsets); i++) {
struct drm_i915_gem_mmap arg = {
.handle = gem_create(fd, 4096),
.offset = bad_offsets[i].offset,
.size = bad_offsets[i].size,
};
igt_debug("Trying to mmap bad offset; size: %'"PRIu64", offset: %'"PRIu64"\n",
bad_offsets[i].size, bad_offsets[i].offset);
igt_assert_eq(mmap_ioctl(fd, &arg), -EINVAL);
gem_close(fd, arg.handle);
}
}
igt_describe("Verify mapping to gem object with invalid size won't be created.");
igt_subtest("bad-size") {
uint64_t bad_size[] = {
0,
-4096,
4096 + 1,
2 * 4096,
~0,
};
uint64_t offset[] = {
4096,
0
};
for(int i = 0; i < ARRAY_SIZE(offset); i++) {
for (int j = 0; j < ARRAY_SIZE(bad_size); j++) {
struct drm_i915_gem_mmap arg = {
.handle = gem_create(fd, 4096),
.offset = offset[i],
.size = bad_size[j],
};
igt_debug("Trying to mmap bad size; size: %'"PRIu64", offset: %'"PRIu64"\n",
bad_size[j], offset[i]);
igt_assert_eq(mmap_ioctl(fd, &arg), -EINVAL);
gem_close(fd, arg.handle);
}
}
}
igt_describe("Test basics of newly mapped gem object like default content, write and read "
"coherency, mapping existence after gem_close and unmapping.");
igt_subtest("basic") {
struct drm_i915_gem_mmap arg = {
.handle = gem_create(fd, OBJECT_SIZE),
.size = OBJECT_SIZE,
};
igt_assert_eq(mmap_ioctl(fd, &arg), 0);
addr = from_user_pointer(arg.addr_ptr);
igt_info("Testing contents of newly created object.\n");
memset(expected, 0, sizeof(expected));
igt_assert(memcmp(addr, expected, sizeof(expected)) == 0);
igt_info("Testing coherency of writes and mmap reads.\n");
memset(buf, 0, sizeof(buf));
memset(buf + 1024, 0x01, 1024);
memset(expected + 1024, 0x01, 1024);
gem_write(fd, arg.handle, 0, buf, OBJECT_SIZE);
igt_assert(memcmp(buf, addr, sizeof(buf)) == 0);
igt_info("Testing that mapping stays after close\n");
gem_close(fd, arg.handle);
igt_assert(memcmp(buf, addr, sizeof(buf)) == 0);
igt_info("Testing unmapping\n");
munmap(addr, OBJECT_SIZE);
}
igt_describe("Map small buffer object though direct CPU access, bypassing GPU.");
igt_subtest("short-mmap") {
uint32_t handle = gem_create(fd, OBJECT_SIZE);
igt_assert(OBJECT_SIZE > 4096);
addr = gem_mmap__cpu(fd, handle, 0, 4096, PROT_WRITE);
memset(addr, 0, 4096);
munmap(addr, 4096);
gem_close(fd, handle);
}
igt_describe("Verify that GTT page faults are asynchronous to GPU rendering and "
"completes within a specific time.");
igt_subtest("pf-nonblock")
test_pf_nonblock(fd);
igt_describe("Test the write read coherency and simultaneous access of different pages "
"of a small buffer object.");
igt_subtest("basic-small-bo")
test_huge_bo(-1);
igt_describe("Test the write read coherency and simultaneous access of different pages "
"of a big buffer object.");
igt_subtest("big-bo")
test_huge_bo(0);
igt_describe("Test the write read coherency and simultaneous access of different pages "
"of a huge buffer object.");
igt_subtest("huge-bo")
test_huge_bo(1);
igt_describe("Test the write read coherency and simultaneous access of different pages "
"while swapping buffer object.");
igt_subtest("swap-bo")
test_huge_bo(2);
igt_fixture
drm_close_driver(fd);
}
|