1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
/*========================== begin_copyright_notice ============================
Copyright (C) 2017-2021 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ===========================*/
#include "../include/BiF_Definitions.cl"
#include "../../Headers/spirv.h"
INLINE float SPIRV_OVERLOADABLE SPIRV_OCL_BUILTIN(half_exp10, _f32, )(float x ){
return SPIRV_OCL_BUILTIN(native_exp10, _f32, )(x);
}
INLINE float2 SPIRV_OVERLOADABLE SPIRV_OCL_BUILTIN(half_exp10, _v2f32, )(float2 x ){
return SPIRV_OCL_BUILTIN(native_exp10, _v2f32, )(x);
}
INLINE float3 SPIRV_OVERLOADABLE SPIRV_OCL_BUILTIN(half_exp10, _v3f32, )(float3 x ){
return SPIRV_OCL_BUILTIN(native_exp10, _v3f32, )(x);
}
INLINE float4 SPIRV_OVERLOADABLE SPIRV_OCL_BUILTIN(half_exp10, _v4f32, )(float4 x ){
return SPIRV_OCL_BUILTIN(native_exp10, _v4f32, )(x);
}
INLINE float8 SPIRV_OVERLOADABLE SPIRV_OCL_BUILTIN(half_exp10, _v8f32, )(float8 x ){
return SPIRV_OCL_BUILTIN(native_exp10, _v8f32, )(x);
}
INLINE float16 SPIRV_OVERLOADABLE SPIRV_OCL_BUILTIN(half_exp10, _v16f32, )(float16 x ){
return SPIRV_OCL_BUILTIN(native_exp10, _v16f32, )(x);
}
|
