1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
|
/*========================== begin_copyright_notice ============================
Copyright (C) 2017-2021 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ===========================*/
#include "../include/BiF_Definitions.cl"
#include "../../Headers/spirv.h"
#include "../IMF/FP32/asinpi_s_la.cl"
#if defined(cl_khr_fp64)
#include "../IMF/FP64/asinpi_d_la.cl"
#endif // defined(cl_khr_fp64)
INLINE float SPIRV_OVERLOADABLE SPIRV_OCL_BUILTIN(asinpi, _f32, )( float x )
{
return __ocl_svml_asinpif(x);
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_1ARGS( asinpi, float, float, f32 )
#if defined(cl_khr_fp64)
INLINE double SPIRV_OVERLOADABLE SPIRV_OCL_BUILTIN(asinpi, _f64, )( double x )
{
return __ocl_svml_asinpi(x);
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_1ARGS( asinpi, double, double, f64 )
#endif // defined(cl_khr_fp64)
#if defined(cl_khr_fp16)
INLINE half SPIRV_OVERLOADABLE SPIRV_OCL_BUILTIN(asinpi, _f16, )( half x )
{
return M_1_PI_H * SPIRV_OCL_BUILTIN(asin, _f16, )(x);
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_1ARGS( asinpi, half, half, f16 )
#endif // defined(cl_khr_fp16)
|
