1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
/*========================== begin_copyright_notice ============================
Copyright (C) 2017-2021 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ===========================*/
#include "../include/BiF_Definitions.cl"
#include "../../Headers/spirv.h"
#define USE_IMF_LGAMMA_IMPL 1
#ifdef USE_IMF_LGAMMA_IMPL
#include "../IMF/FP32/lgamma_s_noFP64.cl"
#endif // USE_IMF_LGAMMA_IMPL
#if defined(cl_khr_fp64)
//#include "../IMF/FP64/erf_d_la.cl"
#endif // defined(cl_khr_fp64)
INLINE float SPIRV_OVERLOADABLE SPIRV_OCL_BUILTIN(lgamma, _f32, )( float x )
{
#ifdef USE_IMF_LGAMMA_IMPL
return __ocl_svml_lgammaf(x);
#else // USE_IMF_LGAMMA_IMPL
float r;
if( __intel_relaxed_isnan(x) )
{
r = SPIRV_OCL_BUILTIN(nan, _i32, )(0);
}
else
{
float g = SPIRV_OCL_BUILTIN(tgamma, _f32, )(x);
r = SPIRV_BUILTIN(IsNan, _f32, )(g) ? INFINITY : SPIRV_OCL_BUILTIN(native_log, _f32, )(SPIRV_OCL_BUILTIN(fabs, _f32, )(g));
}
return r;
#endif // USE_IMF_LGAMMA_IMPL
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_1ARG_LOOP( lgamma, float, float, f32 )
#if defined(cl_khr_fp64)
INLINE double SPIRV_OVERLOADABLE SPIRV_OCL_BUILTIN(lgamma, _f64, )( double x )
{
return libclc_lgamma_f64(x);
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_1ARG_LOOP( lgamma, double, double, f64 )
#endif // defined(cl_khr_fp64)
#if defined(cl_khr_fp16)
INLINE half SPIRV_OVERLOADABLE SPIRV_OCL_BUILTIN(lgamma, _f16, )( half x )
{
return SPIRV_OCL_BUILTIN(lgamma, _f32, )((float)x);
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_1ARG_LOOP( lgamma, half, half, f16 )
#endif // defined(cl_khr_fp16)
|
